Skip to content

Latest commit

 

History

History
2 lines (2 loc) · 124 Bytes

README.md

File metadata and controls

2 lines (2 loc) · 124 Bytes

ArtyS7-RPU-SoC

Project for an RPU RISC-V system on chip implementation on the Digilent Arty S7-50 FPGA development board.