FPGA based SDR platform Codec: AD9963 FPGA: Spartan 6 LX9, clock 48MHz Host interface: USB 2.0, CY7C68013A in FIFO mode, clock 24MHz