-
Notifications
You must be signed in to change notification settings - Fork 7
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Custom HSIO configuration (bios) #7
Comments
You can only configure interface features to the extent allowed by the hardware If you need more than 2 SATA interfaces, please prioritize PCIe SATA host controllers. The SATA activity led can be derived from the Pin 11 activity signal of each SATA device without the involvement of the host controller. |
hmm, okay, sorry, first time in configuring interfaces HSIO8: PCIe 3.0 x4 (Lane 0) HSIO6: PCIe 3.0 x1 And, can i use USB 3.2 like usb 3.0, just connect rx/tx lines to USB Type A Connector? Or i must use type-c connector with controller? |
Yes, the current configuration will work. USB 3.2 is not directly related to Type-C. It can still be designed as a Type-A connector. |
Great! how can I get a BIOS with this configuration? Also, are there instructions for flashing the BIOS somewhere? about USB3.0: I understand, I don’t need 10Gbps, since only a flash drive will be connected to this connector |
This is the BIOS with the HSIO configuration modified as you requested. The flashing method can be found here. After updating the BIOS, you must power down and remove the RTC battery to restore the default settings. Note that this is not an official release, and you should have a programmer (e.g. CH341A) ready to repair the LattePanda Mu when it cannot boot at all. |
thanks! can I install my bios only on additional memory? (I did not provide for this in my project) I have a programmer, can I just flash the memory that is installed on the LattePanda MU module? |
If I wanted M.2 M-Key for SATA and NVMe then the two SATA lines need to be the first lane on the M.2 ports. If I also want the port to be NVMe x4, are there any rules to which HSIO lanes can be grouped together? For example, could port 1 would be HSIO10:6 while port 2 is HSIO11+HSIO1:3? I know there's 1/2/4/8/16 group sizes, but I don't know if those have to be with certain lanes as well. |
The allowed PCIe port configurations are as follows: The current BIOS does not support automatic switching between SATA/PCIe for the M.2 interface. You need to specify the interface's purpose, or switch functions by flashing the BIOS. |
Both the carrier and the Mu have ROMs that serve the same complete functions, and either ROM can be used by switching via the BIOS_SEL pin. |
Hello. I got a similar BIOS as g992.
On my carrier it shows a strange behavior. Only certain configurations (assignments) work, but then only partially. And on the Lite carrier it runs normally, like both USB3 ports. I am still waiting for new BIOS chips as I bricked the first two (on both my carriers). Then I will test the BIOS again on fresh chips. |
Was now able to install the BIOS on my carrier. |
@El-Luhb I replied to you in your project repository, I'll close this issue if there are no further questions. |
Hello, looking at options for a custom carrier board and have a question about PCIE allocation. Looking at the chart above, it seems like this configuration would be possible: is that true? HSIO0: USB 3.2 10Gbps HSIO8: PCIe 3.0 x4 (Lane 0) HSIO6: PCIe 3.0 x1 Im looking at using the x2 Slot for a 10g Network interface Thanks! |
Hi! How can i get bios config with next ports?
And, if possible, status leds for each sata
The text was updated successfully, but these errors were encountered: