You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Seems like it is further upstream than where Origen plays but wanted to share it as it is Python and it does integrate with IP-XACT. The owner also owns this IP-XACT python library.
The text was updated successfully, but these errors were encountered:
info-rchitect
added
the
FWIW
Issues that may be of interest to the community but not directly related to the project
label
Jan 6, 2020
A nice blog entry on IP-XACT. This made me laugh out loud:
This is unfortunately all too symptomatic of the EDA standards, and no amount of craziness in the IP-XACT standard manages to come close to the proposal to add inline Perl in SystemVerilog. Sometimes I think we're just doomed.
https://github.com/olofk/fusesoc
Seems like it is further upstream than where Origen plays but wanted to share it as it is Python and it does integrate with IP-XACT. The owner also owns this IP-XACT python library.
The text was updated successfully, but these errors were encountered: