Skip to content

Issues: RRZE-HPC/OSACA

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

11 Open 61 Closed
11 Open 61 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

[REQUEST] Support Intel assembly syntax enhancement
#106 opened Jun 2, 2024 by pleroy
3
[BUG] Register dependency not detected with x86 conditional move instructions bug
#104 opened Mar 6, 2024 by dgazzoni
[REQUEST] Add support for handling comments generated by fcc compiler at the beginning of instruction code. enhancement
#103 opened Feb 2, 2024 by adityauj
Add new u-arch: Intel Sapphire Rapids (SPR) new architecture
#98 opened Sep 5, 2023 by JanLJL
Add new u-arch: AMD Zen4 (Genoa) new architecture
#97 opened Sep 5, 2023 by JanLJL
Profile OSACA to find out what parts are slow and where we have to change code for performance improvements enhancement
#94 opened Aug 1, 2023 by JanLJL
2
Parallel LCD computation fails on macOS bug
#91 opened Feb 19, 2023 by dgazzoni
@JanLJL
1
Memory carried dependencies cannot be detected
#42 opened Oct 12, 2019 by travisdowns
1
Some types of loop carried dependencies cannot be detected
#41 opened Oct 12, 2019 by travisdowns
Predicting schedule/execution-timeline enhancement
#34 opened Oct 2, 2019 by ychen306
2
Abstract InstructionForm enhancement
#23 opened Jan 10, 2019 by cod3monk
@stefandesouza
2
ProTip! Adding no:label will show everything without a label.