forked from rsd-devel/rsd
-
Notifications
You must be signed in to change notification settings - Fork 0
/
.gitignore
executable file
·102 lines (77 loc) · 2.32 KB
/
.gitignore
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
# test bench
/Processor/Src/Verification/TestCode/C/*/reg.out.hex
/Processor/Src/Verification/TestCode/C/*/serial.out.txt
/Processor/Src/Verification/TestCode/Asm/*/reg.out.hex
/Processor/Src/Verification/TestCode/Asm/*/serial.out.txt
/Processor/Tools/QEMU_SimDriver/GDB_CommandFile
/Processor/Tools/SetEnv/MySetEnv.bat
/Processor/Tools/SetEnv/MySetEnv.sh
# Coremark/Drhystone/Zephyr related files are copied from RSD-env
/Processor/Src/Verification/TestCode/Coremark/Coremark/*
/Processor/Src/Verification/TestCode/Coremark/Coremark_for_RV32I/*
/Processor/Src/Verification/TestCode/Coremark/Coremark_for_Synthesis/*
/Processor/Src/Verification/TestCode/Dhrystone/*
!/Processor/Src/Verification/TestCode/Dhrystone/Makefile
/Processor/Src/Verification/TestCode/Zephyr/*
!/Processor/Src/Verification/TestCode/Zephyr/Makefile
/Processor/Src/Verification/TestCode/riscv-compliance/*
!/Processor/Src/Verification/TestCode/riscv-compliance/Makefile
# Verilator
/Processor/Project/Verilator/obj_dir
# Synplify
/Processor/Project/Synplify/Zedboard
/Processor/Project/Synplify/Zedboard_post_synthesis
/Processor/Project/Synplify/Microsemi
Processor/Project/Synplify/*.prd
# Design compiler
/Processor/Project/DesignCompiler/*.svf
/Processor/Project/DesignCompiler/*.ddc
/Processor/Project/DesignCompiler/work/
# Modelsim
/Processor/Project/ModelSim
transcript
vsim.wlf
*.vstf
wave.do
modelsim.ini
# Xilinx
/Processor/Project/Vivado/TargetBoards/Zedboard/rsd
/Processor/Project/Vivado/TargetBoards/Zedboard/rsd_post_synthesis
/Processor/Project/Vivado/TargetBoards/Zedboard/code.hex
/Processor/Project/Vivado/TargetBoards/Zedboard/*.v
/Processor/Project/Vivado/TargetBoards/Zedboard/NA/
/Processor/Project/Vivado/TargetBoards/Zedboard/.Xil/
/Processor/Project/Vivado/TargetBoards/Zedboard/rsd_ip/Vivado/component\.xml
vivado*jou
vivado*zip
vivado*str
vivado*log
/Processor/Src/.Xil
synlog.tcl
# log files
/Processor/Src/*.log
/Processor/Src/*.txt
/Processor/Src/*.csv
/Processor/Src/*.vcd
/Processor/Src/*.gz
/Processor/Src/wlft*
/Processor/Src/stdout.log*
# python
*.pyc
.ropeproject
# other files
/Work
*.log
*.o
*.bin
*.dump
*.touch
*.elf
*.stackdump
hs*.dmp
*.sublime-project
*.sublime-workspace
/.settings
/.library_mapping.xml
/.project
/.history