Skip to content

Latest commit

 

History

History
5 lines (3 loc) · 331 Bytes

README.md

File metadata and controls

5 lines (3 loc) · 331 Bytes

FPGA_Neural-Network

The objective is to implement a Neural Network in VHDL code. It is aiming the Cyclone II FPGA Starter Development Kit hardware, but the Neural Network part is meant to be generic, thus it can be used along with different hardware setups.

This project is out of date and it is not being supported anymore.