-
Notifications
You must be signed in to change notification settings - Fork 1
/
Copy pathafro2.inc
209 lines (189 loc) · 3.89 KB
/
afro2.inc
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
;***********************************************************
;* AfroESC 2 *
;* 2012.02 *
;***********************************************************
.equ F_CPU , 16000000
.equ USE_INT0 , 0
.equ USE_I2C , 1
.equ USE_UART , 1
.equ USE_ICP , 1
;*********************
; PORT B definitions *
;*********************
;.equ , 7
;.equ , 6
;.equ , 5 (sck)
;.equ , 4 (miso)
;.equ , 3 (mosi)
.equ BpFET , 2 ;o
.equ CpFET , 1 ;o
.equ rcp_in , 0 ;i r/c pulse input
.equ INIT_PB , 0
.equ DIR_PB , (1<<BpFET)+(1<<CpFET)
.equ BpFET_port , PORTB
.equ CpFET_port , PORTB
.MACRO rcp_int_enable r0:req
in \r0, TIMSK
sbr \r0, (1<<TICIE1) ; enable icp1_int
out TIMSK, \r0
.ENDM
.MACRO rcp_int_disable r0:req
in \r0, TIMSK
cbr \r0, (1<<TICIE1) ; disable icp1_int
out TIMSK, \r0
.ENDM
.MACRO rcp_int_rising_edge r0:req
ldi \r0, T1CLK
out TCCR1B, \r0
.ENDM
.MACRO rcp_int_falling_edge r0:req
ldi \r0, T1CLK & ~(1<<ICES1)
out TCCR1B, \r0
.ENDM
.MACRO BpFET_on
sbi BpFET_port, BpFET
.ENDM
.MACRO BpFET_off
cbi BpFET_port, BpFET
.ENDM
.MACRO CpFET_on
sbi CpFET_port, CpFET
.ENDM
.MACRO CpFET_off
cbi CpFET_port, CpFET
.ENDM
.MACRO BpFET_on_reg r0:req
sbr \r0, 1<<BpFET
.ENDM
.MACRO BpFET_off_reg r0:req
cbr \r0, 1<<BpFET
.ENDM
.MACRO CpFET_on_reg r0:req
sbr \r0, 1<<CpFET
.ENDM
.MACRO CpFET_off_reg r0:req
cbr \r0, 1<<CpFET
.ENDM
.MACRO all_pFETs_off r0
ApFET_off
BpFET_off
CpFET_off
.ENDM
;*********************
; PORT C definitions *
;*********************
.equ accu_adc , 7 ; ADC7 voltage control input
;.equ , 6 ; ADC6
.equ i2c_clk , 5 ; ADC5/SCL
.equ i2c_data , 4 ; ADC4/SDA
.equ ApFET , 3 ; o
.equ StatLED , 2 ; o
.equ mux_b , 1 ; ADC1 phase input
.equ mux_a , 0 ; ADC0 phase input
.equ INIT_PC , (1<<i2c_clk)+(1<<i2c_data)
.equ DIR_PC , (1<<ApFET)+(1<<StatLED)
.equ ApFET_port , PORTC
.MACRO comp_init r0:req
in \r0, SFIOR
sbr \r0, (1<<ACME) ; set Analog Comparator Multiplexer Enable
out SFIOR, \r0
.ENDM
.MACRO set_comp_phase_a r0:req
ldi \r0, mux_a ; set comparator multiplexer to phase A
out ADMUX, \r0
cbi ADCSRA, ADEN ; disable ADC
.ENDM
.MACRO set_comp_phase_b r0:req
ldi \r0, mux_b ; set comparator multiplexer to phase B
out ADMUX, \r0
cbi ADCSRA, ADEN ; disable ADC
.ENDM
.MACRO set_comp_phase_c r0
sbi ADCSRA, ADEN ; enable ADC and comparator to phase C (AIN1)
.ENDM
.MACRO ApFET_on
sbi ApFET_port, ApFET
.ENDM
.MACRO ApFET_off
cbi ApFET_port, ApFET
.ENDM
.MACRO ApFET_on_reg r0:req
sbr \r0, 1<<ApFET
.ENDM
.MACRO ApFET_off_reg r0:req
cbr \r0, 1<<ApFET
.ENDM
;*********************
; PORT D definitions *
;*********************
;.equ mux_c , 7 (comparator AN1)
;.equ , 6 (comparator AN0)
.equ CnFET , 5
.equ BnFET , 4
.equ AnFET , 3
.equ WarnLED , 2
;.equ , 1
;.equ , 0 USART_RX
.equ INIT_PD , 0
.equ DIR_PD , (1<<AnFET)+(1<<BnFET)+(1<<CnFET)+(1<<WarnLED)
.equ AnFET_port , PORTD
.equ BnFET_port , PORTD
.equ CnFET_port , PORTD
.MACRO AnFET_on
sbi AnFET_port, AnFET
.ENDM
.MACRO AnFET_off
cbi AnFET_port, AnFET
.ENDM
.MACRO BnFET_on
sbi AnFET_port, BnFET
.ENDM
.MACRO BnFET_off
cbi AnFET_port, BnFET
.ENDM
.MACRO CnFET_on
sbi AnFET_port, CnFET
.ENDM
.MACRO CnFET_off
cbi AnFET_port, CnFET
.ENDM
.MACRO AnFET_on_reg r0:req
sbr \r0, 1<<AnFET
.ENDM
.MACRO AnFET_off_reg r0:req
cbr \r0, 1<<AnFET
.ENDM
.MACRO BnFET_on_reg r0:req
sbr \r0, 1<<BnFET
.ENDM
.MACRO BnFET_off_reg r0:req
cbr \r0, 1<<BnFET
.ENDM
.MACRO CnFET_on_reg r0:req
sbr \r0, 1<<CnFET
.ENDM
.MACRO CnFET_off_reg r0:req
cbr \r0, 1<<CnFET
.ENDM
.MACRO nFET_brake r0:req
in \r0, PORTD
sbr \r0, (1<<AnFET)+(1<<BnFET)+(1<<CnFET)
out PORTD, \r0
.ENDM
.MACRO all_nFETs_off r0:req
in \r0, PORTD
cbr \r0, (1<<AnFET)+(1<<BnFET)+(1<<CnFET)
out PORTD, \r0
.ENDM
.MACRO RED_on
sbi PORTD, WarnLED
.ENDM
.MACRO RED_off
cbi PORTD, WarnLED
.ENDM
.MACRO GRN_on
sbi PORTC, StatLED
.ENDM
.MACRO GRN_off
cbi PORTC, StatLED
.ENDM</pre></td>