Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

libs: ahb_slv_sif: Latch hsize on address phase #502

Open
wants to merge 1 commit into
base: main
Choose a base branch
from

Conversation

wkkuna
Copy link
Contributor

@wkkuna wkkuna commented Apr 17, 2024

Accordingly to IHI0033A 3.4, HSIZE is of address bus timing.
When two consecutive NONSEQ transfers (say A and B) of different HSIZE value are issued, the effective size of A is HSIZE(B) and effective size of B is depended on the manager implementation.

Accordingly to IHI0033A 3.4, HSIZE is of address bus timing.

Signed-off-by: Wiktoria Kuna <[email protected]>
@calebofearth
Copy link
Collaborator

This is a good fix, but will be postponed until 2.0.
See #355

@wkkuna
Copy link
Contributor Author

wkkuna commented May 3, 2024

Alrighty, thanks @calebofearth!

robertszczepanski added a commit to chipsalliance/i3c-core that referenced this pull request Aug 1, 2024
Related PR: chipsalliance/caliptra-rtl#502

Signed-off-by: Robert Szczepanski <[email protected]>
@calebofearth
Copy link
Collaborator

@wkkuna we'd like to merge this Pull Request. Can you run it through any local tests you have (VCS simulation, spyglass lint, synthesis) and submit the branch stamp (described in https://github.com/chipsalliance/caliptra-rtl/blob/main/.github/workflow_metadata/README.md)?

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants