forked from Xilinx/pyxir
-
Notifications
You must be signed in to change notification settings - Fork 0
/
version.txt
131 lines (121 loc) · 4.93 KB
/
version.txt
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
# Copyright 2020 Xilinx Inc.
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
# http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.
//////////////// VERSION 0.2.1 ////////////////
NEW FEATURES:
- /
UPDATES:
- Add support for padding value argument instead of attribute in latest TVM Relay padding op
BUG FIXES:
- Fix DNNC output parsing issue if non-alphabetic and/or non-numeric characters exist in
the output names
UNFIXED ISSUES:
- Importing tvm before pyxir results in segfault for DPUCADX8G env due to
protobuf mismatch between DPUCADX8G tools and tensorflow
//////////////// VERSION 0.2.0 ////////////////
NEW FEATURES:
- Create DPUCZDX8G (zcu104, zcu102, SOM and Ultra96) VART flow
UPDATES:
- Update TVM example scripts
BUG FIXES:
- Fix LeakyRelu for XCompiler backend (for DPUCAHX8H target)
UNFIXED ISSUES:
- Importing tvm before pyxir results in segfault for DPUCADX8G env due to
protobuf mismatch between DPUCADX8G tools and tensorflow
//////////////// VERSION 0.1.7 ////////////////
NEW FEATURES:
- Run quantization in batches of 32, allowing larger calibration datasets
UPDATES:
- Update TVM example scripts to latest partitioning and TVM runtime API's
- Make RuntimeModule load from file function static
BUG FIXES:
- Fix for dilated conv2d
- Fix for unsupported op inside resnet/inception-like block
- Fix C++ ONNX IO tests
UNFIXED ISSUES:
- Importing tvm before pyxir results in segfault for DPUCADX8G env due to
protobuf mismatch between DPUCADX8G tools and tensorflow
//////////////// VERSION 0.1.6 ////////////////
NEW FEATURES:
- Add DPUCZDX8G SOM target
- Enable DPUCAHX8H (U50, U280) targets
- Try importing DPU targets in TargetRegistry if not found
BUG FIXES:
- Fix for TVM RPC flow
- Fix for ONNX Runtime edge flow
UNFIXED ISSUES:
- Importing tvm before pyxir results in segfault for DPUCADX8G env due to
protobuf mismatch between DPUCADX8G tools and tensorflow
//////////////// VERSION 0.1.5 ////////////////
NEW FEATURES:
- Add TVM Relay tile, full ops to XLayer translation
- Add TVM Relay image.resize to XLayer translation and to Upsampling2D if applicable
- Add pattern annotator for discovering and annotating patterns, e.g. mul + max = leaky relu
- Add Decent quantizer simulation support on x86
- Add full TVM ResNet 18 example
BUG FIXES:
- Fix bug in reading PX_VERBOSE environment veriable
UNFIXED ISSUES:
- Importing tvm before pyxir results in segfault for DPUCADX8G env due to
protobuf mismatch between DPUCADX8G tools and tensorflow
//////////////// VERSION 0.1.4 ////////////////
NEW FEATURES:
- Extend model coverage to SSD type networks
- Add external quantizer supporyt (Brevitas)
- Add support for ONNX Runtime DPUCZDX8G (edge) flow through automatic serialization
- Refactor Relay frontend and improve coverage
- Support conv2d OHWI kernel layout
- Reduce h5py dependency from 2.10.0 to 2.8.0
- Use dnnc-dpuv2 compiler for Vitis AI 1.3 release
BUG FIXES:
- Fix TF layer naming bug that could cause operations to be missed
- Fix bug in XBuffer move and copy constructors
- Fix bug in XBuffer stride inferral for buffers with dim 0 size > 1
- Add correct in/out dimensions Vitis AI runtime batch tensors
UNFIXED ISSUES:
- Importing tvm before pyxir results in segfault for DPUCADX8G env due to
protobuf mismatch between DPUCADX8G tools and tensorflow
//////////////// VERSION 0.1.3 ////////////////
NEW FEATURES:
- Add serialization for XGraph and RuntimeModule
BUG FIXES:
- Fix Conv2DTranspose compilation for DPUCADX8G
UNFIXED ISSUES:
- /
//////////////// VERSION 0.1.2 ////////////////
NEW FEATURES:
- /
BUG FIXES:
- Small fix for Relay batch norm to XGraph translation when no scale or beta found
UNFIXED ISSUES:
- /
//////////////// VERSION 0.1.1 ////////////////
NEW FEATURES:
- Support for edge DPUCZDX8G/DPUv2 in C++ Vitis-AI runtime
- Support for NHWC networks in Vitis-AI runtime
- Enable cross-compilation for all accelerator targets
- Add DPUCZDX8G Ultra96 target
BUG FIXES:
- Keep track of XGraph meta attributes during serialization
UNFIXED ISSUES:
- /
//////////////// VERSION 0.1.0 ////////////////
NEW FEATURES:
- Support for DPUv1 and DPUv2 Vitis-AI accelerator targets
- Experimental ONNXRuntime integration
- Experimental TVM integration
- Tools for generic partitioning, graph optimization and simulation at the IR level
BUG FIXES:
- /
UNFIXED ISSUES:
- /