Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Add typeck query that fully checks a design #184

Open
fabianschuiki opened this issue Jun 7, 2020 · 0 comments
Open

Add typeck query that fully checks a design #184

fabianschuiki opened this issue Jun 7, 2020 · 0 comments
Labels
A-typeck Area: Type checking, inference, and computation. C-enhancement Category: Adding or improving on features. L-vlog Language: Verilog and SystemVerilog.

Comments

@fabianschuiki
Copy link
Owner

Add a typeck query similar to nameck, which uses a visitor to start from the AST root and traverse the entire design, type-checking nodes as it goes along. In contrast to name checking, this visitor also needs to track a current ParamEnv, and spawn new sub-visitors with the correct new environment for every instance.

This query will make the compiler report typing issues at a more determinstic location, making interaction easier for the user.
@fabianschuiki fabianschuiki added L-vlog Language: Verilog and SystemVerilog. C-enhancement Category: Adding or improving on features. A-typeck Area: Type checking, inference, and computation. labels Jun 7, 2020
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
A-typeck Area: Type checking, inference, and computation. C-enhancement Category: Adding or improving on features. L-vlog Language: Verilog and SystemVerilog.
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
1 participant
@fabianschuiki