We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
in "2.5_exercise.ipynb","DSPBlock" examples,when i run that code,i got many error messages: cmd10.sc:12: reference to Data is ambiguous; it is imported twice in the same scope by import root.chisel3.{Reg, Bool, withClockAndReset, assert, fromStringToLiteral, ExplicitCompileOptions, util, chiselTypeOf, Hexadecimal, Character, shim, IgnoreSeqInBundle, SyncReadMem, stop, RequireAsyncReset, fromBigDecimalToLiteralInterval, AutoClonetypeException, MixedDirectionAggregateException, SpecifiedDirection, ModuleAspect, fromIntToWidth, fromDoubleToLiteral, fromIntToLiteral, Output, Mux, withReset, Wire, HasChiselExecutionOptions, PrintableHelper, getModulePorts, Record, FullName, fromDoubleToLiteralInterval, fromLongToLiteral, Mem, Clock, UIntFactory, BoolFactory, withClock, Input, fromLongToLiteralInterval, Driver, fromIntToLiteralInterval, WhenContext, FirrtlFormat, Data, ChiselExecutionSuccess, printf, testers, NumObject, fromIntToBinaryPoint, Printables, fromBigDecimalToLiteral, internal, ExpectedHardwareException, BindingException, Binary, Element, WireDefault, core, aop, RebindingException, VecFactory, BackendCompilationUtilities, Flipped, Module, fromBigIntToLiteral, Num, ChiselExecutionResult, ResetType, Percent, iotesters, Printable, tester, fromBigIntToLiteralInterval, AliasedAggregateFieldException, RegNext, string2Printable, MonoConnectException, ActualDirection, RawModule, InstanceId, getDataElements, Bits, Name, Vec, stage, Bundle, UInt, VecInit, PString, SIntFactory, ChiselException, dontTouch, ChiselExecutionOptions, SInt, ExpectedChiselTypeException, Reset, Decimal, SourceInfoDoc, Aggregate, fromBooleanToLiteral, CompileOptions, WireInit, BuildInfo, RequireSyncReset, DontCare, AsyncReset, when, BiConnectException, VecLike, WireFactory, ChiselExecutionFailure, BlackBox, MultiIOModule, RegInit, MemBase} and import root.almond.display.{Data, Display, FileLink, Html, IFrame, Image, Javascript, Json, Latex, Markdown, Math, PrettyPrint, ProgressBar, Svg, Text, TextDisplay, UpdatableDisplay} abstract class FIRBlock[D, U, EO, EI, B <: Data](val nFilters: Int, val nTaps: Int)(implicit p: Parameters) ^Compilation Failed
The text was updated successfully, but these errors were encountered:
in "2.6_chiseltest.ipynb",the example "A queue example" has same problem
Sorry, something went wrong.
change "Data" to "chisel3.Data" can solve this problem in every reference to "Data"
No branches or pull requests
in "2.5_exercise.ipynb","DSPBlock" examples,when i run that code,i got many error messages:
cmd10.sc:12: reference to Data is ambiguous;
it is imported twice in the same scope by
import root.chisel3.{Reg, Bool, withClockAndReset, assert, fromStringToLiteral, ExplicitCompileOptions, util, chiselTypeOf, Hexadecimal, Character, shim, IgnoreSeqInBundle, SyncReadMem, stop, RequireAsyncReset, fromBigDecimalToLiteralInterval, AutoClonetypeException, MixedDirectionAggregateException, SpecifiedDirection, ModuleAspect, fromIntToWidth, fromDoubleToLiteral, fromIntToLiteral, Output, Mux, withReset, Wire, HasChiselExecutionOptions, PrintableHelper, getModulePorts, Record, FullName, fromDoubleToLiteralInterval, fromLongToLiteral, Mem, Clock, UIntFactory, BoolFactory, withClock, Input, fromLongToLiteralInterval, Driver, fromIntToLiteralInterval, WhenContext, FirrtlFormat, Data, ChiselExecutionSuccess, printf, testers, NumObject, fromIntToBinaryPoint, Printables, fromBigDecimalToLiteral, internal, ExpectedHardwareException, BindingException, Binary, Element, WireDefault, core, aop, RebindingException, VecFactory, BackendCompilationUtilities, Flipped, Module, fromBigIntToLiteral, Num, ChiselExecutionResult, ResetType, Percent, iotesters, Printable, tester, fromBigIntToLiteralInterval, AliasedAggregateFieldException, RegNext, string2Printable, MonoConnectException, ActualDirection, RawModule, InstanceId, getDataElements, Bits, Name, Vec, stage, Bundle, UInt, VecInit, PString, SIntFactory, ChiselException, dontTouch, ChiselExecutionOptions, SInt, ExpectedChiselTypeException, Reset, Decimal, SourceInfoDoc, Aggregate, fromBooleanToLiteral, CompileOptions, WireInit, BuildInfo, RequireSyncReset, DontCare, AsyncReset, when, BiConnectException, VecLike, WireFactory, ChiselExecutionFailure, BlackBox, MultiIOModule, RegInit, MemBase}
and import root.almond.display.{Data, Display, FileLink, Html, IFrame, Image, Javascript, Json, Latex, Markdown, Math, PrettyPrint, ProgressBar, Svg, Text, TextDisplay, UpdatableDisplay}
abstract class FIRBlock[D, U, EO, EI, B <: Data](val nFilters: Int, val nTaps: Int)(implicit p: Parameters)
^Compilation Failed
The text was updated successfully, but these errors were encountered: