Minilogix (c) 2024 Harald Pretl, Institute for Integrated Circuits, Johannes Kepler University, Linz, Austria This design implements a simple 8b input, 8b output freely programmable logic block with optional selectable feedback.
