Skip to content

Latest commit

 

History

History
20 lines (15 loc) · 401 Bytes

README.md

File metadata and controls

20 lines (15 loc) · 401 Bytes

bx-vga

Hello FPGA world -- when built with apio build and uploaded to a TinyFPGA-BX, this Verilog will output a VGA compatible signal on pins 16(HSync), 17(VSync) and 20(Pixel Data).

Wiring

FPGA            VGA

16  ------------  13
17  ------------  14
20  -- 220Ohm --   3
GND ------------   1
GND ------------   2