Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Roadmap #1

Open
2 of 6 tasks
olofk opened this issue Feb 2, 2022 · 0 comments
Open
2 of 6 tasks

Roadmap #1

olofk opened this issue Feb 2, 2022 · 0 comments

Comments

@olofk
Copy link
Contributor

olofk commented Feb 2, 2022

Idea for a roadmap

  • MPW2 : FF RAM (likely broken)
  • MPW4 : FF RAM
  • MPW5 : OpenRAM Use pre-generated 32-bit 1kB single-port RAM
  • OpenRAM from source Create OpenRAM instance from source with a FuseSoC generator
  • Improved debug interface Current debug IF uses a 32-bit WB port + a GPIO to set debug mode. This uses way too many pins. Exchange with something serial, perhaps a JTAG IF. (Maybe even add run-control to set PC)
  • CoreScore on Sky130 Mux GPIO output pins.
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
1 participant
@olofk