-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathReaper_Processor.srf
23 lines (23 loc) · 2.75 KB
/
Reaper_Processor.srf
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
{ "" "" "" "Entity \"Mux\" obtained from \"Mux.v\" instead of from Quartus Prime megafunction library" { } { } 0 12090 "" 0 0 "Design Software" 0 -1 0 ""}
{ "" "" "" "Pin \"VGA_Sync_N\" is stuck at GND" { } { } 0 13410 "" 0 0 "Design Software" 0 -1 0 ""}
{ "" "" "" "Verilog HDL assignment warning at VGA.v(143): truncated value with size 32 to match size of target (15)" { } { } 0 10230 "" 0 0 "Design Software" 0 -1 0 ""}
{ "" "" "" "Verilog HDL assignment warning at VGA.v(144): truncated value with size 32 to match size of target (15)" { } { } 0 10230 "" 0 0 "Design Software" 0 -1 0 ""}
{ "" "" "" "Verilog HDL assignment warning at VGA.v(176): truncated value with size 32 to match size of target (8)" { } { } 0 10230 "" 0 0 "Design Software" 0 -1 0 ""}
{ "" "" "" "Verilog HDL assignment warning at VGA.v(177): truncated value with size 32 to match size of target (8)" { } { } 0 10230 "" 0 0 "Design Software" 0 -1 0 ""}
{ "" "" "" "Verilog HDL assignment warning at VGA.v(178): truncated value with size 32 to match size of target (8)" { } { } 0 10230 "" 0 0 "Design Software" 0 -1 0 ""}
{ "" "" "" "Pin \"VGA_Red\[0\]\" is stuck at GND" { } { } 0 13410 "" 0 0 "Design Software" 0 -1 0 ""}
{ "" "" "" "Pin \"VGA_Red\[1\]\" is stuck at GND" { } { } 0 13410 "" 0 0 "Design Software" 0 -1 0 ""}
{ "" "" "" "Pin \"VGA_Green\[0\]\" is stuck at GND" { } { } 0 13410 "" 0 0 "Design Software" 0 -1 0 ""}
{ "" "" "" "Pin \"VGA_Green\[1\]\" is stuck at GND" { } { } 0 13410 "" 0 0 "Design Software" 0 -1 0 ""}
{ "" "" "" "Pin \"VGA_Blue\[0\]\" is stuck at GND" { } { } 0 13410 "" 0 0 "Design Software" 0 -1 0 ""}
{ "" "" "" "Pin \"VGA_Blue\[1\]\" is stuck at GND" { } { } 0 13410 "" 0 0 "Design Software" 0 -1 0 ""}
{ "" "" "" "Verilog HDL assignment warning at VGA_Image_Processor.v(99): truncated value with size 9 to match size of target (8)" { } { } 0 10230 "" 0 0 "Design Software" 0 -1 0 ""}
{ "" "" "" "Verilog HDL assignment warning at VGA_Image_Processor.v(100): truncated value with size 9 to match size of target (8)" { } { } 0 10230 "" 0 0 "Design Software" 0 -1 0 ""}
{ "" "" "" "Verilog HDL assignment warning at VGA_Image_Processor.v(101): truncated value with size 9 to match size of target (8)" { } { } 0 10230 "" 0 0 "Design Software" 0 -1 0 ""}
{ "" "" "" "Pin \"VGA_Sync_N\" is stuck at VCC" { } { } 0 13410 "" 0 0 "Design Software" 0 -1 0 ""}
{ "" "" "" "*" { } { } 0 10850 "" 0 0 "Design Software" 0 -1 0 ""}
{ "" "" "" "*" { } { } 0 10030 "" 0 0 "Design Software" 0 -1 0 ""}
{ "" "" "" "*" { } { } 0 18236 "" 0 0 "Design Software" 0 -1 0 ""}
{ "" "" "" "*" { } { } 0 335093 "" 0 0 "Design Software" 0 -1 0 ""}
{ "" "" "" "*" { } { } 0 292013 "" 0 0 "Design Software" 0 -1 0 ""}
{ "" "" "" "DebugZERO" { } { } 0 9999 "" 0 0 "Design Software" 0 -1 0 ""}