README.md

My_Verification_work

A repo for my System Verilog testbenches with test benches for UART, I2C, SPI, FIFOs and Bus protocols like AMBA, AHB and WISHBONE designs are verified using structred SystemVerilog testbenches