-
Notifications
You must be signed in to change notification settings - Fork 86
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
[Results] AMD Ryzen 9 9900X 12-Core Processor #115
Comments
After update the AMD AGESA version to 1.2.0.2a, the latency across CCDs significantly reduce. CPU: AMD Ryzen 9 9900X 12-Core Processor
Num cores: 24
Num iterations per samples: 5000
Num samples: 300
1) CAS latency on a single shared cache line
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23
0
1 19±0
2 23±0 23±0
3 23±0 23±0 19±0
4 21±0 21±0 23±0 23±0
5 21±0 21±0 22±0 23±0 18±0
6 24±0 23±0 22±0 22±0 18±0 18±0
7 23±0 23±0 22±0 22±0 18±0 18±0 18±0
8 21±0 21±0 22±0 22±0 19±0 19±0 19±0 19±0
9 21±0 21±0 22±0 22±0 19±0 19±0 19±0 19±0 19±0
10 20±0 20±0 22±0 22±0 19±0 19±0 21±0 21±0 18±0 19±0
11 20±0 20±0 22±0 22±0 19±0 19±0 21±0 21±0 18±0 18±0 18±0
12 96±0 97±0 98±0 97±0 96±0 96±0 96±0 96±0 94±0 94±0 96±0 96±0
13 96±0 95±0 97±0 97±0 96±0 96±0 96±0 96±0 95±0 95±0 96±0 96±0 19±0
14 96±0 96±0 97±0 97±0 96±0 96±0 96±0 96±0 95±0 94±0 96±0 97±0 23±0 23±0
15 96±0 96±0 97±0 97±0 96±0 96±0 96±0 96±0 95±0 95±0 97±0 97±0 23±0 23±0 18±0
16 95±0 95±0 95±0 96±0 95±0 95±0 95±0 95±0 93±0 93±0 95±0 95±0 21±0 21±0 23±0 22±0
17 95±0 94±0 96±0 96±0 95±0 95±1 95±0 95±0 94±0 93±0 95±0 95±0 21±0 21±0 23±0 23±0 19±0
18 96±0 96±0 97±0 97±0 96±0 97±0 97±0 97±0 94±0 95±0 97±0 97±0 24±0 24±0 22±0 22±0 18±0 18±0
19 96±0 96±0 97±0 97±0 97±0 97±0 97±0 96±0 95±0 95±0 96±0 97±0 24±0 24±0 22±0 22±0 18±0 19±0 18±0
20 96±0 99±1 97±0 97±0 97±0 97±0 97±0 97±0 95±0 95±0 96±0 96±0 23±0 22±0 23±0 23±0 20±0 20±0 20±0 20±0
21 94±0 95±0 95±0 95±0 95±0 95±0 95±0 95±0 93±0 94±0 94±0 95±0 22±0 22±0 23±0 22±0 20±0 21±0 19±0 19±0 20±0
22 97±0 97±0 98±0 98±0 97±0 97±0 97±0 97±0 96±0 95±0 97±0 98±0 21±0 21±0 23±0 23±0 20±0 20±0 22±0 22±0 19±0 19±0
23 96±0 96±0 97±0 97±0 96±0 96±0 96±0 96±0 95±0 94±0 96±0 97±0 21±0 21±0 22±0 22±0 20±0 20±0 22±0 22±0 19±0 19±0 20±0
Min latency: 18.0ns ±0.1 cores: (11,10)
Max latency: 98.7ns ±0.6 cores: (20,1)
Mean latency: 60.0ns |
I have also tested my CPU, with AGESA 1.2.0.2 enabled |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
output.csv
The text was updated successfully, but these errors were encountered: