Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Possible Student-Projects #38

Open
2 of 9 tasks
orgua opened this issue Jan 31, 2024 · 0 comments
Open
2 of 9 tasks

Possible Student-Projects #38

orgua opened this issue Jan 31, 2024 · 0 comments

Comments

@orgua
Copy link
Owner

orgua commented Jan 31, 2024

some could be used for bachelor or master thesis, other only qualify for HiWi-Jobs

  • IO Sampling
    • High-Speed, high temporal resolution (>= 1 MHz, <= 100 ns)
    • FPGA or MCU as Interface in front of SBC
    • optional: bidirectional, also actuating
  • Network Topology of Testbed
    • find and characterize interesting topologies (multi-hop, ring, mesh, ...)
    • layout-optimization to include topos as subnets (while keeping node-count small)
    • bootstrapping - how to start (with smaller number of nodes)
    • optional: different PHY (protocol or target dependent)
    • link-measurements or channel characterization could be a baseline for research
  • Target-Design (more practical work)
    • motivation: one free port on shepherd
    • what system to choose, featureset
    • survey: what is popular, missing or coming, i.e. https://www.iot-lab.info/
    • lora, wifi, 15.4, uwb,
    • design, validation
  • optional sync via DCF77
  • shepherd-cape redesign - howto - feasibility-study
    • characterize constraints
    • survey of SBC with included featureset
  • concept for measuring / recording energy environments
    • statistically valid data
    • how to scale (50 .. 80 .. 100 nodes)
  • (web-) dataviewer for recorded traces
  • new programmer design (OpenOCD + virtual debug probe, mixed with a new controller like RP2040), more details in programmer - implementation in userspace #23
  • evaluate current target (or new revision)
    • design software to automatically test core-functions (GPIO, FRAM), generic approach preferred
    • design software to delete retained data. is a simple full-erase enough to clear FRAM and low-level configs?
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant