generated from riscv/docs-spec-template
-
Notifications
You must be signed in to change notification settings - Fork 17
/
example.bib
45 lines (36 loc) · 1.38 KB
/
example.bib
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
@electronic{ISA,
title = {The RISC-V Instruction Set Manual Vol. II: Privileged Architecture},
url = {https://github.com/riscv/riscv-isa-manual}
}
@electronic{CCC,
title = {Common Terminology for Confidential Computing},
url = {https://confidentialcomputing.io/wp-content/uploads/sites/10/2023/03/Common-Terminology-for-Confidential-Computing.pdf}
}
@electronic{CoVE,
title = {RISC-V Confidential VM Extension},
url = {https://github.com/riscv-non-isa/riscv-ap-tee}
}
@electronic{AIA,
title = {RISC-V Advanced Interrupt Architecture},
url = {https://github.com/riscv/riscv-aia}
}
@electronic{ExtDbg,
title = {RISC-V Debug Specification},
url = {https://github.com/riscv/riscv-debug-spec}
}
@electronic{ETrc,
title = {RISC-V Efficient Trace for RISC-V, v2.0.2, March 5, 2024},
url = {https://github.com/riscv-non-isa/riscv-trace-spec/releases/download/v2.0.2/riscv-trace-spec-asciidoc.pdf}
}
@electronic{ExtDbgSec,
title = {RISC-V External Debug Security, v0.0, March 26, 2024},
url = {https://github.com/riscv-non-isa/riscv-external-debug-security/blob/main/external-debug-security.pdf}
}
@electronic{CBQRI,
title = {RISC-V Capacity and Bandwidth Controller QoS Register Interface},
url = {https://github.com/riscv-non-isa/riscv-cbqri}
}
@electronic{SSQOSID,
title = {RISC-V Quality-of-Service (QoS) Identifiers},
url = {https://github.com/riscv/riscv-ssqosid}
}