You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
FPGA configuration and verilog source code for the S.U.R.F.E.R. MAX10 10M02 FPGA.
Note that one will see "rfidr" in many places in the source code. This is short
for "RFID reader", before S.U.R.F.E.R. had a unique name.