Skip to content

Latest commit

 

History

History
4 lines (4 loc) · 227 Bytes

README.md

File metadata and controls

4 lines (4 loc) · 227 Bytes

FPGA

FPGA configuration and verilog source code for the S.U.R.F.E.R. MAX10 10M02 FPGA. Note that one will see "rfidr" in many places in the source code. This is short for "RFID reader", before S.U.R.F.E.R. had a unique name.