New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

verilog simulator #13

Open

ivanratkovic opened this issue Mar 3, 2017 · 1 comment

ivanratkovic commented Mar 3, 2017

It would be good to make Verilog testing independent from commercial tools - Synopsys VCS. A potential solution would be to use verilator instead.

ivanratkovic changed the title ~~veriog simulator~~ verilog simulator

Contributor

jhauser-ucberkeley commented Nov 4, 2017

This issue will be addressed in the first complete release, sometime in 2018.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment