Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Some initial hexagon-linux port work #21587

Merged
merged 7 commits into from
Oct 6, 2024
Merged

Some initial hexagon-linux port work #21587

merged 7 commits into from
Oct 6, 2024

Commits on Oct 3, 2024

  1. std.os.linux: Rename some arch bits files to match std.Target.Cpu.Arc… 

    …h tags.
    @alexrp
    alexrp committed Oct 3, 2024
    Configuration menu
    Copy the full SHA
    c560e26 View commit details
    Browse the repository at this point in the history

  2. std.atomic: Provide a more accurate cache_line value for hexagon v73+.

    @alexrp
    alexrp committed Oct 3, 2024
    Configuration menu
    Copy the full SHA
    6dd1996 View commit details
    Browse the repository at this point in the history

  3. std.os.linux: Add hexagon arch bits.

    @alexrp
    alexrp committed Oct 3, 2024
    Configuration menu
    Copy the full SHA
    fe30df6 View commit details
    Browse the repository at this point in the history

  4. generate_linux_syscalls: Rename mmap_pgoff to mmap2.

    @alexrp
    alexrp committed Oct 3, 2024
    Configuration menu
    Copy the full SHA
    8060fad View commit details
    Browse the repository at this point in the history

  5. std.zig.system: Force disable the small_data feature for hexagon. 

    This works around the fact that LLVM and LLD both have broken support for the
small data area, yet the feature is on by default for all Hexagon CPUs.

I want to eventually replace this hack with a flag in update_cpu_features.zig
for marking features that should always be off by default and not be accessible
to users. That way, the compiler will have full control over them.
    @alexrp
    alexrp committed Oct 3, 2024
    Configuration menu
    Copy the full SHA
    56b0c7b View commit details
    Browse the repository at this point in the history

  6. llvm: Disable f16 lowering for hexagon. 

    In theory, this should work for v68+. In practice, it runs into an LLVM
assertion when using a `freeze` instruction on `f16` values, similar to the
issue we had for LoongArch.
    @alexrp
    alexrp committed Oct 3, 2024
    Configuration menu
    Copy the full SHA
    f31173d View commit details
    Browse the repository at this point in the history

  7. link.Elf: Fix default page size for hexagon.

    @alexrp
    alexrp committed Oct 3, 2024
    Configuration menu
    Copy the full SHA
    45644b7 View commit details
    Browse the repository at this point in the history