Skip to content

Latest commit

 

History

History
4 lines (3 loc) · 106 Bytes

README.md

File metadata and controls

4 lines (3 loc) · 106 Bytes

srio_test

Test SRIO connection between FPGA (Kintex-7) and DSP (C6678).

Project built in Vivado 2016.3