Skip to content
View A7med3id10's full-sized avatar
💪
Focusing
💪
Focusing
  • Cairo University
  • Cairo, Egypt
  • 09:28 - 2h ahead

Block or report A7med3id10

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
A7med3id10/README.md

Pinned Loading

  1. UART_TX Public

    UART_TX Implementation Using Verilog

    Verilog

  2. UART_RX Public

    UART RX Implementation using Verilog

    Verilog 1

  3. Integer_Clock_Divider Public

    Integer Clock Divider implementation using Verilog.

    Verilog

  4. UART_Digital_Communication_System Public

    UART Verilog Project

    Verilog 1

0 contributions in the last year

Contribution Graph
Day of Week February March April May June July August September October November December January February
Sunday
Monday
Tuesday
Wednesday
Thursday
Friday
Saturday
Less
No contributions.
Low contributions.
Medium-low contributions.
Medium-high contributions.
High contributions.
More

Contribution activity

February 2025

A7med3id10 has no activity yet for this period.
Loading

Seeing something unexpected? Take a look at the GitHub profile guide.