Skip to content

Commit

Permalink
Sat Aug 17 14:06:52 UTC 2024 Kernel update
Browse files Browse the repository at this point in the history
  • Loading branch information
actions-user committed Aug 17, 2024
1 parent 38b33e8 commit 0cbb0dd
Showing 1 changed file with 0 additions and 378 deletions.
378 changes: 0 additions & 378 deletions arch/arm64/boot/dts/allwinner/sun55i-t527-avaota-a1.dts
Original file line number Diff line number Diff line change
Expand Up @@ -2697,384 +2697,6 @@
};
};

/*----------------------------------------------------------------------------------
disp init configuration

disp_mode (0:screen0<screen0,fb0>)
screenx_output_type (0:none; 1:lcd; 2:tv; 3:hdmi;5:vdpo)
screenx_output_mode (used for hdmi output, 0:480i 1:576i 2:480p 3:576p 4:720p50)
(5:720p60 6:1080i50 7:1080i60 8:1080p24 9:1080p50 10:1080p60)
screenx_output_format (for hdmi, 0:RGB 1:yuv444 2:yuv422 3:yuv420)
screenx_output_bits (for hdmi, 0:8bit 1:10bit 2:12bit 2:16bit)
screenx_output_eotf (for hdmi, 0:reserve 4:SDR 16:HDR10 18:HLG)
screenx_output_cs (for hdmi, 0:undefined 257:BT709 260:BT601 263:BT2020)
screenx_output_dvi_hdmi (for hdmi, 0:undefined 1:dvi mode 2:hdmi mode)
screen0_output_range (for hdmi, 0:default 1:full 2:limited)
screen0_output_scan (for hdmi, 0:no data 1:overscan 2:underscan)
screen0_output_aspect_ratio (for hdmi, 8-same as original picture 9-4:3 10-16:9 11-14:9)
fbx format (4:RGB655 5:RGB565 6:RGB556 7:ARGB1555 8:RGBA5551 9:RGB888 10:ARGB8888 12:ARGB4444)
fbx pixel sequence (0:ARGB 1:BGRA 2:ABGR 3:RGBA)
fb0_scaler_mode_enable(scaler mode enable, used FE)
fbx_width,fbx_height (framebuffer horizontal/vertical pixels, fix to output resolution while equal 0)
lcdx_backlight (lcd init backlight,the range:[0,256],default:197
lcdx_yy (lcd init screen bright/contrast/saturation/hue, value:0~100, default:50/50/57/50)
lcd0_contrast (LCD contrast, 0~100)
lcd0_saturation (LCD saturation, 0~100)
lcd0_hue (LCD hue, 0~100)
framebuffer software rotation setting:
disp_rotation_used: (0:disable; 1:enable,you must set fbX_width to lcd_y,
set fbX_height to lcd_x)
degreeX: (X:screen index; 0:0 degree; 1:90 degree; 3:270 degree)
degreeX_Y: (X:screen index; Y:layer index 0~15; 0:0 degree; 1:90 degree; 3:270 degree)
devX_output_type : config output type in bootGUI framework in UBOOT-2018.
(0:none; 1:lcd; 2:tv; 4:hdmi;)
devX_output_mode : config output resolution(see include/video/sunxi_display2.h) of bootGUI framework in UBOOT-2018
devX_screen_id : config display index of bootGUI framework in UBOOT-2018
devX_do_hpd : whether do hpd detectation or not in UBOOT-2018
chn_cfg_mode : Hardware DE channel allocation config. 0:single display with 6
channel, 1:dual display with 4 channel in main display and 2 channel in second
display, 2:dual display with 3 channel in main display and 3 channel in second
in display.
----------------------------------------------------------------------------------*/
&disp {
disp_init_enable = <1>;
disp_mode = <0>;

screen0_output_type = <1>;
screen0_output_mode = <4>;
screen0_to_lcd_index = <0>;

screen1_output_type = <3>;
screen1_output_mode = <5>;
screen1_to_lcd_index = <2>;

screen1_output_format = <0>;
screen1_output_bits = <0>;
screen1_output_eotf = <4>;
screen1_output_cs = <257>;
screen1_output_dvi_hdmi = <2>;
screen1_output_range = <2>;
screen1_output_scan = <0>;
screen1_output_aspect_ratio = <8>;

dev0_output_type = <1>;
dev0_output_mode = <4>;
dev0_screen_id = <0>;
dev0_do_hpd = <0>;

dev1_output_type = <4>;
dev1_output_mode = <10>;
dev1_screen_id = <1>;
dev1_do_hpd = <1>;

def_output_dev = <0>;
hdmi_mode_check = <1>;

display_device_num = <3>;

primary_display_type = "LCD";
primary_de_id = <0>;
primary_framebuffer_width = <1280>;
primary_framebuffer_height = <800>;
primary_dpix = <213>;
primary_dpiy = <213>;

extend0_display_type = "HDMI";
extend0_de_id = <1>;
extend0_framebuffer_width = <1920>;
extend0_framebuffer_height = <1080>;
extend0_dpix = <160>;
extend0_dpiy = <160>;

extend1_display_type = "DP";
extend1_de_id = <1>;
extend1_framebuffer_width = <1920>;
extend1_framebuffer_height = <1080>;
extend1_dpix = <160>;
extend1_dpiy = <160>;

fb_format = <0>;
fb_num = <2>;
/*<disp channel layer zorder>*/
fb0_map = <0 1 0 16>;
fb0_width = <1280>;
fb0_height = <800>;
/*<disp channel layer zorder>*/
fb1_map = <1 1 0 16>;
fb1_width = <1920>;
fb1_height = <1080>;
/*<disp channel layer zorder>*/
fb2_map = <1 0 0 16>;
fb2_width = <1280>;
fb2_height = <720>;
/*<disp channel layer zorder>*/
fb3_map = <1 1 0 16>;
fb3_width = <300>;
fb3_height = <300>;

chn_cfg_mode = <3>;
disp_para_zone = <1>;

/* dual display clock constraints:
1. two tcons cannot share a parent clock.
2. when dsi uses ccu clock, combphy and corresponding tcon use the
same parent clock.
*/
assigned-clocks = <&ccu CLK_DE>,
<&ccu CLK_VO0_TCONLCD0>,
<&ccu CLK_VO0_TCONLCD1>,
<&ccu CLK_VO1_TCONLCD0>,
<&ccu CLK_TCONTV>,
<&ccu CLK_TCONTV1>,
<&ccu CLK_COMBPHY0>,
<&ccu CLK_COMBPHY1>,
<&ccu CLK_DSI0>,
<&ccu CLK_DSI1>,
<&ccu CLK_EDP>;
assigned-clock-parents = <&ccu CLK_PLL_VIDEO3_4X>,
<&ccu CLK_PLL_VIDEO0_4X>,
<&ccu CLK_PLL_VIDEO1_4X>,
<&ccu CLK_PLL_VIDEO1_4X>,
<&ccu CLK_PLL_VIDEO1_4X>,
<&ccu CLK_PLL_VIDEO1_4X>,
<&ccu CLK_PLL_VIDEO0_4X>,
<&ccu CLK_PLL_VIDEO1_4X>,
<&ccu CLK_PLL_PERI0_150M>,
<&ccu CLK_PLL_PERI0_150M>,
<&ccu CLK_PLL_VIDEO1_4X>;
assigned-clock-rates = <600000000>;

cldo3-supply = <&reg_cldo3>;
dcdc4-supply = <&reg_dcdc4>;
cldo1-supply = <&reg_cldo1>;

pwms = <&pwm0 4 5000000 0>, <&pwm0 5 5000000 0>;
pwm-names = "lvds0_backlight", "lvds2_backlight";

power-domains = <&pd1 A523_PCK_DE>, <&pd1 A523_PCK_VO0>, <&pd1 A523_PCK_VO1>;
power-domain-names = "pd_de", "pd_vo0", "pd_vo1";

pinctrl-names = "active", "sleep";
pinctrl-0 = <&pwm0_0_pin_active>;
pinctrl-1 = <&pwm0_0_pin_sleep>;
};

&lcd0 {
lcd_used = <1>;

lcd_driver_name = "bp101wx1";
lcd_backlight = <50>;
lcd_if = <3>;

lcd_x = <1280>;
lcd_y = <800>;
lcd_width = <150>;
lcd_height = <94>;
lcd_dclk_freq = <75>;

lcd_pwm_used = <1>;
lcd_pwm_ch = <4>;
lcd_pwm_freq = <50000>;
lcd_pwm_pol = <0>;
lcd_pwm_max_limit = <255>;
lcd_pwm_name = "lvds0_backlight";

lcd_hbp = <88>;
lcd_ht = <1451>;
lcd_hspw = <18>;
lcd_vbp = <23>;
lcd_vt = <860>;
lcd_vspw = <10>;

lcd_lvds_if = <0>;
lcd_lvds_colordepth = <0>;
lcd_lvds_mode = <0>;
lcd_frm = <0>;
lcd_hv_clk_phase = <0>;
lcd_hv_sync_polarity= <0>;
lcd_gamma_en = <0>;
lcd_bright_curve_en = <0>;
lcd_cmap_en = <0>;
lcd_fsync_en = <0>;
lcd_fsync_act_time = <1000>;
lcd_fsync_dis_time = <1000>;
lcd_fsync_pol = <0>;
lcd_start_delay = <5>;
deu_mode = <0>;
lcdgamma4iep = <22>;
smart_color = <90>;

lcd_pin_power = "cldo3";
lcd_power = "dcdc4";
lcd_power1 = "cldo1";
lcd_gpio_0 = <&pio PI 2 GPIO_ACTIVE_HIGH>; //reset
lcd_bl_en = <&pio PI 2 GPIO_ACTIVE_HIGH>;

pinctrl-0 = <&lvds0_pins_a>;
pinctrl-1 = <&lvds0_pins_b>;
lvds0_pinctrl-0 = <&lvds0_pins_a>;
lvds0_pinctrl-1 = <&lvds0_pins_b>;
lvds1_pinctrl-0 = <&lvds1_pins_a>;
lvds1_pinctrl-1 = <&lvds1_pins_b>;
dsi0_pinctrl-0 = <&dsi0_4lane_pins_a>;
dsi0_pinctrl-1 = <&dsi0_4lane_pins_b>;
dual_dsi_pinctrl-0 = <&dsi0_4lane_pins_a>, <&dsi1_4lane_pins_a>;
dual_dsi_pinctrl-1 = <&dsi0_4lane_pins_b>, <&dsi1_4lane_pins_b>;
dual_lvds0_pinctrl-0 = <&lvds0_pins_a>, <&lvds1_pins_a>;
dual_lvds0_pinctrl-1 = <&lvds0_pins_b>, <&lvds1_pins_b>;
};

&lcd1 {
lcd_used = <1>;
status = "okay";
lcd_driver_name = "SQ101D_Q5DI404_84H501";
lcd_backlight = <200>;
lcd_if = <4>;

lcd_x = <1200>;
lcd_y = <1920>;
lcd_width = <136>;
lcd_height = <217>;
lcd_dclk_freq = <157>;

lcd_pwm_used = <1>;
lcd_pwm_ch = <0>;
lcd_pwm_freq = <50000>;
lcd_pwm_pol = <0>;
lcd_pwm_max_limit = <255>;

lcd_hbp = <50>;
lcd_ht = <1330>;
lcd_hspw = <10>;
lcd_vbp = <20>;
lcd_vt = <1960>;
lcd_vspw = <4>;

lcd_frm = <0>;
lcd_gamma_en = <0>;
lcd_bright_curve_en = <0>;
lcd_cmap_en = <0>;
lcd_start_delay = <5>;

deu_mode = <0>;
lcdgamma4iep = <22>;
smart_color = <90>;

lcd_dsi_if = <0>;
lcd_dsi_lane = <4>;
lcd_dsi_format = <0>;
lcd_dsi_te = <0>;
lcd_dsi_eotp = <0>;

lcd_power1 = "cldo4";
lcd_power2 = "cldo1";

// lcd_gpio_2 = <&pio PD 22 GPIO_ACTIVE_HIGH>; //reset

pinctrl-0 = <&dsi1_4lane_pins_a>;
pinctrl-1 = <&dsi1_4lane_pins_b>;

// lcd_bl_en = <&pio PH 16 GPIO_ACTIVE_HIGH>;
lcd_bl_0_percent = <5>;
};

&lcd2 {
lcd_used = <0>;

lcd_driver_name = "bp101wx1";
lcd_backlight = <50>;
lcd_if = <3>;

lcd_x = <1280>;
lcd_y = <800>;
lcd_width = <150>;
lcd_height = <94>;
lcd_dclk_freq = <75>;

lcd_pwm_used = <1>;
lcd_pwm_ch = <5>;
lcd_pwm_freq = <50000>;
lcd_pwm_pol = <0>;
lcd_pwm_max_limit = <255>;
lcd_pwm_name = "lvds2_backlight";

lcd_hbp = <88>;
lcd_ht = <1451>;
lcd_hspw = <18>;
lcd_vbp = <23>;
lcd_vt = <860>;
lcd_vspw = <10>;

lcd_lvds_if = <0>;
lcd_lvds_colordepth = <0>;
lcd_lvds_mode = <0>;
lcd_frm = <0>;
lcd_hv_clk_phase = <0>;
lcd_hv_sync_polarity= <0>;
lcd_gamma_en = <0>;
lcd_bright_curve_en = <0>;
lcd_cmap_en = <0>;
lcd_fsync_en = <0>;
lcd_fsync_pol = <0>;
lcd_start_delay = <5>;
deu_mode = <0>;
lcdgamma4iep = <22>;
smart_color = <90>;

lcd_pin_power = "cldo3";
lcd_power = "dcdc4";
/* lvds_power & other interface power */
lcd_bl_en = <&pio PI 5 GPIO_ACTIVE_HIGH>;
pinctrl-0 = <&lvds2_pins_a>;
pinctrl-1 = <&lvds2_pins_b>;
lvds2_pinctrl-0 = <&lvds2_pins_a>;
lvds2_pinctrl-1 = <&lvds2_pins_b>;
lvds3_pinctrl-0 = <&lvds3_pins_a>;
lvds3_pinctrl-1 = <&lvds3_pins_b>;
dual_lvds1_pinctrl-0 = <&lvds2_pins_a>, <&lvds3_pins_a>;
dual_lvds1_pinctrl-1 = <&lvds2_pins_b>, <&lvds3_pins_b>;
};

&edp0 {
// use if hardware reset pin is need
/* edp_hw_reset_pin = <&pio PH XX GPIO_ACTIVE_LOW>; */

edp_ssc_en = <0>;
edp_ssc_mode = <0>;
edp_psr_support = <0>;
edp_colordepth = <8>; /* 6/8/10/12/16 */
edp_color_fmt = <0>; /* 0:RGB 1: YUV444 2: YUV422 */

lane0_sw = <0>;
lane0_pre = <0>;
lane1_sw = <0>;
lane1_pre = <0>;
lane2_sw = <0>;
lane2_pre = <0>;
lane3_sw = <0>;
lane3_pre = <0>;
efficient_training = <0>;

sink_capacity_prefer = <1>;
edid_timings_prefer = <1>;
timings_fixed = <1>;

edp_panel_used = <1>;
edp_panel_driver = "general_panel";
edp_bl_en = <&pio PI 5 GPIO_ACTIVE_HIGH>;
edp_pwm_used = <1>;
edp_pwm_ch = <5>;
edp_pwm_freq = <50000>;
edp_pwm_pol = <0>;
edp_default_backlight = <200>;
edp_panel_power_0 = "edp-panel";

vcc-edp-supply = <&reg_bldo3>;
vdd-edp-supply = <&reg_dcdc2>;
edp-panel-supply = <&reg_dcdc4>;
status = "disabled";

};

&ve {
ve-supply = <&reg_dcdc2>;
Expand Down

0 comments on commit 0cbb0dd

Please sign in to comment.