Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

update from verilog template #3

Open
wants to merge 4 commits into
base: main
Choose a base branch
from
Open
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
4 changes: 4 additions & 0 deletions README.md
Original file line number Diff line number Diff line change
@@ -1,5 +1,9 @@
![](../../workflows/gds/badge.svg) ![](../../workflows/docs/badge.svg) ![](../../workflows/test/badge.svg) ![](../../workflows/fpga/badge.svg)

# ⚠️ This template is old and outdated ⚠️

Please use **[tt10-verilog-template](https://github.com/TinyTapeout/tt10-verilog-template)** for new projects.

# Tiny Tapeout Verilog Project Template

- [Read the documentation for project](docs/info.md)
Expand Down
9 changes: 0 additions & 9 deletions src/config.json
Original file line number Diff line number Diff line change
Expand Up @@ -60,15 +60,6 @@

"FP_PDN_VPITCH": 38.87,

"//": "Use alternative efabless decap cells to solve LI density issue",
"DECAP_CELL": [
"sky130_fd_sc_hd__decap_3",
"sky130_fd_sc_hd__decap_4",
"sky130_fd_sc_hd__decap_6",
"sky130_fd_sc_hd__decap_8",
"sky130_ef_sc_hd__decap_12"
],

"//": "Clock",
"RUN_CTS": 1,

Expand Down
6 changes: 6 additions & 0 deletions test/README.md
Original file line number Diff line number Diff line change
Expand Up @@ -26,6 +26,12 @@ make -B GATES=yes

## How to view the VCD file

Using GTKWave
```sh
gtkwave tb.vcd tb.gtkw
```

Using Surfer
```sh
surfer tb.vcd
```
2 changes: 1 addition & 1 deletion test/tb.v
Original file line number Diff line number Diff line change
Expand Up @@ -6,7 +6,7 @@
*/
module tb ();

// Dump the signals to a VCD file. You can view it with gtkwave.
// Dump the signals to a VCD file. You can view it with gtkwave or surfer.
initial begin
$dumpfile("tb.vcd");
$dumpvars(0, tb);
Expand Down