Skip to content

Commit

Permalink
update author
Browse files Browse the repository at this point in the history
  • Loading branch information
kevin56348 committed Nov 6, 2024
1 parent c325489 commit 9e47f05
Showing 1 changed file with 1 addition and 1 deletion.
2 changes: 1 addition & 1 deletion docs/module/alu_help.md
Original file line number Diff line number Diff line change
@@ -1,6 +1,6 @@
# ALU实验帮助

> by unknown
> by 姚超宇
+ **理解ALU的电路组成**:可以通过搭建由多个模块组成的电路图去理解,或者搞个方法能在电路上观察到数据怎么流通变化的过程。
+ **从电路到代码实现的跨越**:在前面已经理解清楚了每个模块功能的前提下,主要是语法上的问题,具体的功能怎么去实现,比如说独热码对计算方法的选择功能,就要求对verilog中的分支语句写法比较熟练。
Expand Down

0 comments on commit 9e47f05

Please sign in to comment.