Skip to content

Commit

Permalink
Fix ci (again again) (#17)
Browse files Browse the repository at this point in the history
  • Loading branch information
DasLixou authored May 9, 2024
1 parent 8333874 commit 97c68e3
Show file tree
Hide file tree
Showing 2 changed files with 574 additions and 31 deletions.
Original file line number Diff line number Diff line change
@@ -1,54 +1,53 @@
---
source: tests/basic.rs
assertion_line: 90
expression: refined_types
---
Registry {
modules: {
ModuleId(
0,
): Module {
name: `std`:4..7,
name: `std`:34..37,
scope: ScopeId(
1,
),
},
ModuleId(
1,
): Module {
name: `x`:89..90,
name: `x`:119..120,
scope: ScopeId(
2,
),
},
ModuleId(
2,
): Module {
name: `y`:111..112,
name: `y`:141..142,
scope: ScopeId(
3,
),
},
ModuleId(
3,
): Module {
name: `a`:420..421,
name: `a`:450..451,
scope: ScopeId(
4,
),
},
ModuleId(
4,
): Module {
name: `other`:449..454,
name: `other`:479..484,
scope: ScopeId(
5,
),
},
ModuleId(
5,
): Module {
name: `b`:465..466,
name: `b`:495..496,
scope: ScopeId(
6,
),
Expand All @@ -62,13 +61,13 @@ Registry {
type_id: TypeId(
0,
),
name: `Logical`:19..26,
name: `Logical`:49..56,
variants: [
Variant {
ident: `High`:37..41,
ident: `High`:67..71,
},
Variant {
ident: `Low`:51..54,
ident: `Low`:81..84,
},
],
},
Expand All @@ -80,18 +79,18 @@ Registry {
type_id: TypeId(
1,
),
name: `MyRecord`:136..144,
name: `MyRecord`:166..174,
fields: [
Field {
name: `a`:151..152,
name: `a`:181..182,
ty: Some(
TypeId(
0,
),
),
},
Field {
name: `b`:167..168,
name: `b`:197..198,
ty: Some(
TypeId(
0,
Expand All @@ -108,22 +107,22 @@ Registry {
type_id: TypeId(
2,
),
name: `MyEnum`:187..193,
name: `MyEnum`:217..223,
variants: [
Variant {
ident: `A`:200..201,
ident: `A`:230..231,
},
Variant {
ident: `B`:207..208,
ident: `B`:237..238,
},
Variant {
ident: `C`:214..215,
ident: `C`:244..245,
},
Variant {
ident: `D`:221..222,
ident: `D`:251..252,
},
Variant {
ident: `E`:228..229,
ident: `E`:258..259,
},
],
},
Expand All @@ -135,11 +134,11 @@ Registry {
type_id: TypeId(
3,
),
name: `HalfAdder`:241..250,
name: `HalfAdder`:271..280,
ports: [
Port {
kind: Input,
name: `a`:261..262,
name: `a`:291..292,
ty: Some(
TypeId(
0,
Expand All @@ -148,7 +147,7 @@ Registry {
},
Port {
kind: Input,
name: `b`:281..282,
name: `b`:311..312,
ty: Some(
TypeId(
0,
Expand All @@ -157,7 +156,7 @@ Registry {
},
Port {
kind: Output,
name: `o`:301..302,
name: `o`:331..332,
ty: Some(
TypeId(
0,
Expand All @@ -166,7 +165,7 @@ Registry {
},
Port {
kind: Output,
name: `c`:321..322,
name: `c`:351..352,
ty: Some(
TypeId(
0,
Expand All @@ -183,7 +182,7 @@ Registry {
type_id: TypeId(
4,
),
name: `Lol`:484..487,
name: `Lol`:514..517,
ports: [],
},
),
Expand All @@ -194,11 +193,11 @@ Registry {
type_id: TypeId(
5,
),
name: `FullAdder`:508..517,
name: `FullAdder`:538..547,
ports: [
Port {
kind: Input,
name: `a`:528..529,
name: `a`:558..559,
ty: Some(
TypeId(
0,
Expand All @@ -207,7 +206,7 @@ Registry {
},
Port {
kind: Input,
name: `b`:548..549,
name: `b`:578..579,
ty: Some(
TypeId(
0,
Expand All @@ -216,7 +215,7 @@ Registry {
},
Port {
kind: Input,
name: `ci`:568..570,
name: `ci`:598..600,
ty: Some(
TypeId(
0,
Expand All @@ -225,7 +224,7 @@ Registry {
},
Port {
kind: Output,
name: `o`:589..590,
name: `o`:619..620,
ty: Some(
TypeId(
0,
Expand All @@ -234,7 +233,7 @@ Registry {
},
Port {
kind: Output,
name: `co`:609..611,
name: `co`:639..641,
ty: Some(
TypeId(
0,
Expand Down
Loading

0 comments on commit 97c68e3

Please sign in to comment.