Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

meta-xilinx-core: bootbin: fix a doc link + some typos #65

Open
wants to merge 1 commit into
base: master
Choose a base branch
from
Open
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
Original file line number Diff line number Diff line change
Expand Up @@ -6,11 +6,11 @@ BIF_COMMON_ATTR ?= ""
# https://xilinx-wiki.atlassian.net/wiki/spaces/A/pages/18842019/Zynq+UltraScale+FSBL#ZynqUltraScale%2BFSBL-IsthereanyorderinwhichIhavetospecifybitstreaminBIFfile(forbootimagecreation)%3F
#
# The loading rules:
# From the 2017.1 release, bistreams should be loaded bfore ATF...
# From the 2017.1 release, bitstreams should be loaded before ATF...
# ...preferably immediately after the FSBL and PMUFW.
#
# While the first few components must be fsbl and pmufw per:
# https://www.xilinx.com/support/documentation/sw_manuals/xilinx2021_2/ug1283-bootgen-user-guide.pdf
# https://docs.amd.com/r/en-US/ug1283-bootgen-user-guide/Introduction
#
# This combination restricts the boot order to be:
# FSBL & PMUFW -> Bitstream (if available) -> ATF -> Device Tree (if available) -> Second Stage Bootloader
Expand Down