GitHub - aferr/TMuxModel: A (very) simple model of a time multiplexed memory hierarchy including a shared bus, pipelined cache, and a memory controller. This was used to study the interaction between these resources when the bus and memory controller are both time multiplexed to prevent timing channel attacks. It includes simulated annealing and hill climbing optimizers to explore the design space of time quanta.

aferr / TMuxModel Public

Notifications You must be signed in to change notification settings
Fork 1
Star 0

A (very) simple model of a time multiplexed memory hierarchy including a shared bus, pipelined cache, and a memory controller. This was used to study the interaction between these resources when the bus and memory controller are both time multiplexed to prevent timing channel attacks. It includes simulated annealing and hill climbing optimizers …

0 stars 1 fork Branches Tags Activity

Star

Notifications

Branches Tags

Name		Name	Last commit message	Last commit date
Latest commit History 8 Commits
BusLayer.rb		BusLayer.rb
MemoryController.rb		MemoryController.rb
PipelinedCache.rb		PipelinedCache.rb
State.rb		State.rb
hill_climb.rb		hill_climb.rb
latency_model.rb		latency_model.rb
simulated_annealing.rb		simulated_annealing.rb