A light-weighted synthesizable 10-stage-pipelined MIPS processor with branch prediction and CP1(FPU) support.
forked from liu-hz18/MipsGreatAgain-Soc
-
Notifications
You must be signed in to change notification settings - Fork 0
bosscharlie/MipsGreatAgain-Soc
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
A light-weighted synthesizable 9-stage-pipelined MIPS processor with branch prediction and CP1(FPU) support.
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published
Languages
- Verilog 74.4%
- SystemVerilog 25.0%
- Other 0.6%