Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

linux_litex_demo VexRiscv_Linux.v needed by arty_35/top.eblif #381

Open
CarlFK opened this issue Mar 1, 2024 · 0 comments
Open

linux_litex_demo VexRiscv_Linux.v needed by arty_35/top.eblif #381

CarlFK opened this issue Mar 1, 2024 · 0 comments

Comments

@CarlFK
Copy link

CarlFK commented Mar 1, 2024

https://f4pga-examples.readthedocs.io/en/latest/xc7/linux_litex_demo.html

carl@x1:~/src/fpga/f4pga-examples/xc7$ TARGET="arty_35" make -C linux_litex_demo

make: Entering directory '/home/carl/src/fpga/f4pga-examples/xc7/linux_litex_demo'
make: *** No rule to make target '/home/carl/src/fpga/f4pga-examples/xc7/linux_litex_demo/../../third_party/vexriscv-verilog/VexRiscv_Linux.v', needed by '/home/carl/src/fpga/f4pga-examples/xc7/linux_litex_demo/build/arty_35/top.eblif'. Stop.

carl@x1:~/src/fpga/f4pga-examples/xc7$ find -name VexRiscv_Linux.v
./litex_demo/src/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v

CarlFK added a commit to CarlFK/f4pga-examples that referenced this issue Mar 23, 2024
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant