Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

padavan #523

Open
wants to merge 2 commits into
base: master
Choose a base branch
from
Open

padavan #523

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
790af49
Update init.c
xiaolong-long Mar 29, 2021
ea58345
Update MI-R3G.config
xiaolong-long Mar 29, 2021
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 1 addition & 1 deletion trunk/configs/templates/MI-R3G.config
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -19,7 +19,7 @@ CONFIG_TOOLCHAIN_DIR=/opt/rt-n56u/toolchain-mipsel
#CONFIG_FIRMWARE_TYPE_ROOTFS_IN_RAM=y

### Force MT7621 CPU clock to 900MHz (override Uboot settings)
#CONFIG_FIRMWARE_CPU_900MHZ=y
CONFIG_FIRMWARE_CPU_900MHZ=y

### Enable MT7621 CPU sleep mode (downclock to 220MHz on idle)
#CONFIG_FIRMWARE_CPU_SLEEP=y
Expand Down
6 changes: 3 additions & 3 deletions trunk/linux-3.4.x/arch/mips/rt2880/init.c
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -551,9 +551,9 @@ static void prom_init_sysclk(void)
case 1: /* CPU PLL */
reg = (*(volatile u32 *)(RALINK_MEMCTRL_BASE + 0x648));
#if defined(CONFIG_RALINK_MT7621_PLL900)
if ((reg & 0xff) != 0xc2) {
reg &= ~(0xff);
reg |= (0xc2);
if ((reg & 0x7ff) != 0x362) {
reg &= ~(0x7ff);
reg |= (0x362);
(*((volatile u32 *)(RALINK_MEMCTRL_BASE + 0x648))) = reg;
udelay(10);
}
Expand Down