forked from openhwgroup/cva6
-
Notifications
You must be signed in to change notification settings - Fork 0
Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Merge branch 'master' of github.com:pulp-platform/ariane
- Loading branch information
Showing
82 changed files
with
3,324 additions
and
2,038 deletions.
There are no files selected for viewing
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
| Original file line number | Diff line number | Diff line change |
|---|---|---|
|
|
@@ -22,3 +22,4 @@ build/ | |
| *.vcd | ||
| *.log | ||
| *.out | ||
| work-ver/* | ||
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
| Original file line number | Diff line number | Diff line change |
|---|---|---|
| @@ -1,77 +1,84 @@ | ||
| before_script: | ||
| - export CXX=g++-4.8.3 CC=gcc-4.8.3 | ||
| # paths to local or network installation (the riscv toolchain and | ||
| # verilator are not built in a ci job in this case) | ||
| - export QUESTASIM_HOME=/scratch/$USER/questasim | ||
| - export CXX=g++-7 CC=gcc-7 | ||
| # paths to local or network installations (the riscv toolchain and | ||
| # verilator are not built in the ci job as in travis) | ||
| - export QUESTASIM_HOME= | ||
| - export QUESTASIM_VERSION= | ||
| - export RISCV=/scratch/$USER/riscv_install | ||
| - export VERILATOR_ROOT=/scratch/$USER/verilator-3.924 | ||
| - export QUESTASIM_FLAGS= | ||
| - export RISCV=/scratch/$USER/projects/riscv_install | ||
| - export VERILATOR_ROOT=/scratch/$USER/projects/verilator-3.924 | ||
| # setup dependent paths | ||
| - export PATH=${RISCV}/bin:$VERILATOR_ROOT/bin:${PATH} | ||
| - export LIBRARY_PATH=$CI_PROJECT_DIR/tmp/lib | ||
| - export LD_LIBRARY_PATH=$CI_PROJECT_DIR/tmp/lib | ||
| - export C_INCLUDE_PATH=$CI_PROJECT_DIR/tmp/include:$VERILATOR_ROOT/include | ||
| - export CPLUS_INCLUDE_PATH=$CI_PROJECT_DIR/tmp/include:$VERILATOR_ROOT/include | ||
| - export LIBRARY_PATH=$RISCV/lib | ||
| - export LD_LIBRARY_PATH=$RISCV/lib | ||
| - export C_INCLUDE_PATH=$RISCV/include:$VERILATOR_ROOT/include | ||
| - export CPLUS_INCLUDE_PATH=$RISCV/include:$VERILATOR_ROOT/include | ||
| # number of parallel jobs to use for make commands and simulation | ||
| - export NUM_JOBS=4 | ||
| - ci/make-tmp.sh | ||
| - git submodule update --init --recursive | ||
|
|
||
| variables: | ||
| GIT_SUBMODULE_STRATEGY: recursive | ||
|
|
||
| stages: | ||
| - build | ||
| - test | ||
| - test_std | ||
|
|
||
| # prepare | ||
| build: | ||
| stage: build | ||
| script: | ||
| - ci/install-fesvr.sh | ||
| - ci/build-riscv-tests.sh | ||
| - ci/get-torture.sh | ||
| - make clean | ||
| - make build questa_version=$QUESTASIM_VERSION | ||
| - make verilate verilator=$VERILATOR_ROOT/bin/verilator | ||
| - make torture-gen | ||
| artifacts: | ||
| paths: | ||
| - tmp | ||
|
|
||
| # rv64ui-p-* and rv64ui-v-* tests | ||
| run-asm-tests-questa: | ||
| stage: test | ||
| stage: test_std | ||
| script: | ||
| - make -j${NUM_JOBS} run-asm-tests questa_version=$QUESTASIM_VERSION | ||
| - make -j${NUM_JOBS} run-asm-tests | ||
| dependencies: | ||
| - build | ||
|
|
||
| run-benchmarks-questa: | ||
| stage: test | ||
| stage: test_std | ||
| script: | ||
| - make -j${NUM_JOBS} run-benchmarks questa_version=$QUESTASIM_VERSION | ||
| - make -j${NUM_JOBS} run-benchmarks | ||
| dependencies: | ||
| - build | ||
|
|
||
| # rv64ui-p-* tests | ||
| run-asm-tests1-verilator: | ||
| stage: test | ||
| stage: test_std | ||
| script: | ||
| - make -j${NUM_JOBS} run-asm-tests1-verilator verilator=$VERILATOR_ROOT/bin/verilator | ||
| - make -j${NUM_JOBS} run-asm-tests1-verilator | ||
| dependencies: | ||
| - build | ||
|
|
||
| # rv64ui-v-* tests | ||
| run-asm-tests2-verilator: | ||
| stage: test | ||
| stage: test_std | ||
| script: | ||
| - make -j${NUM_JOBS} run-asm-tests2-verilator verilator=$VERILATOR_ROOT/bin/verilator | ||
| - make -j${NUM_JOBS} run-asm-tests2-verilator | ||
| dependencies: | ||
| - build | ||
|
|
||
| run-benchmarks-verilator: | ||
| stage: test | ||
| stage: test_std | ||
| script: | ||
| - make -j${NUM_JOBS} run-benchmarks-verilator verilator=$VERILATOR_ROOT/bin/verilator | ||
| - make -j${NUM_JOBS} run-benchmarks-verilator | ||
| dependencies: | ||
| - build | ||
|
|
||
|
|
||
| torture: | ||
| stage: test_std | ||
| script: | ||
| - make torture-rtest | ||
| - make torture-rtest-verilator | ||
| dependencies: | ||
| - build |
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
| Original file line number | Diff line number | Diff line change |
|---|---|---|
|
|
@@ -6,10 +6,10 @@ dependencies: | |
| axi: { git: "[email protected]:sasa/axi.git", rev: master } | ||
| axi2per: { git: "[email protected]:pulp-open/axi2per.git", rev: master } | ||
| axi_mem_if: { git: "[email protected]:pulp-platform/axi_mem_if.git", rev: master } | ||
| axi_node: { git: "[email protected]:pulp-open/axi_node.git", version: 1.0.3 } | ||
| axi_node: { git: "[email protected]:pulp-open/axi_node.git", version: v1.1.0 } | ||
| axi_slice: { git: "[email protected]:sasa/axi_slice.git", version: 1.1.2 } | ||
| tech_cells_generic: { git: "[email protected]:pulp-open/tech_cells_generic.git", rev: master } | ||
| common_cells: { git: "[email protected]:sasa/common_cells.git", version: v1.7.0 } | ||
| common_cells: { git: "[email protected]:sasa/common_cells.git", version: v1.7.4 } | ||
| fpga-support: { git: "https://github.com/pulp-platform/fpga-support.git", version: v0.3.2 } | ||
| sources: | ||
| - include/riscv_pkg.sv | ||
|
|
@@ -31,8 +31,11 @@ sources: | |
| - src/csr_regfile.sv | ||
| - src/decoder.sv | ||
| - src/ex_stage.sv | ||
| - src/fetch_fifo.sv | ||
| - src/frontend.sv | ||
| - src/frontend/btb.sv, | ||
| - src/frontend/bht.sv, | ||
| - src/frontend/ras.sv, | ||
| - src/frontend/instr_scan.sv, | ||
| - src/frontend/frontend.sv | ||
| - src/icache.sv | ||
| - src/id_stage.sv | ||
| - src/instr_realigner.sv | ||
|
|
@@ -58,7 +61,17 @@ sources: | |
| - src/store_buffer.sv | ||
| - src/store_unit.sv | ||
| - src/tlb.sv | ||
| - src/commit_stage.sv | ||
| - src/axi_adapter.sv | ||
| - src/cache_subsystem/cache_ctrl.sv | ||
| - src/cache_subsystem/miss_handler.sv | ||
| - src/cache_subsystem/std_cache_subsystem.sv | ||
| - src/cache_subsystem/std_icache.sv | ||
| - src/cache_subsystem/std_nbdcache.sv | ||
| - src/debug/debug_rom/debug_rom.sv | ||
| - src/debug/dm_csrs.sv | ||
| - src/clint/clint.sv | ||
| - src/clint/axi_lite_interface.sv | ||
| - src/debug/dm_mem.sv | ||
| - src/debug/dm_top.sv | ||
| - src/debug/dmi_cdc.sv | ||
|
|
||
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Oops, something went wrong.