-
Notifications
You must be signed in to change notification settings - Fork 26
Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Integrate LLVM at llvm/llvm-project@73c6248cc2cc
Updates LLVM usage to match [73c6248cc2cc](llvm/llvm-project@73c6248cc2cc) PiperOrigin-RevId: 578257232
- Loading branch information
1 parent
1b3255a
commit ebbe5fe
Showing
2 changed files
with
2 additions
and
12 deletions.
There are no files selected for viewing
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -1,11 +1 @@ | ||
Auto generated patch. Do not edit or delete it, even if empty. | ||
diff -ruN --strip-trailing-cr a/llvm/test/tools/llvm-mca/RISCV/SiFive7/strided-load-x0.s b/llvm/test/tools/llvm-mca/RISCV/SiFive7/strided-load-x0.s | ||
--- a/llvm/test/tools/llvm-mca/RISCV/SiFive7/strided-load-x0.s | ||
+++ b/llvm/test/tools/llvm-mca/RISCV/SiFive7/strided-load-x0.s | ||
@@ -1,5 +1,5 @@ | ||
# NOTE: Assertions have been autogenerated by utils/update_mca_test_checks.py | ||
-# RUN: llvm-mca -debug -mtriple=riscv64 -mcpu=sifive-x280 -iterations=1 < %s | FileCheck %s | ||
+# RUN: llvm-mca -mtriple=riscv64 -mcpu=sifive-x280 -iterations=1 < %s | FileCheck %s | ||
|
||
vsetvli zero, zero, e32, m1, tu, mu | ||
|
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters