Skip to content

Latest commit

 

History

History
23 lines (12 loc) · 852 Bytes

README.md

File metadata and controls

23 lines (12 loc) · 852 Bytes

brainfuck_uP

A brainfuck-native soft processor written in Verilog.

The only project included at the moment is the one used for the Brainfuino [-]+. board. It's implemented in a Lattice Diamond project for a MachXO2 FPGA (LCMXO2-640HC-4TG100C).

Source Code

The source code is in the source folder.

Related Projects

Contact

Eduardo Corpeño

For bug report or anything related to brainfuck_uP, I may be reached at [email protected]