Skip to content

Releases: leoechevarria/verilog-axis

v1.1

31 Mar 19:51
Compare
Choose a tag to compare
deleted timescale

v1.0

20 Mar 18:05
Compare
Choose a tag to compare
Remove recursively-expanded macros for module parameters in makefiles

Signed-off-by: Alex Forencich <[email protected]>