Skip to content

A 16-bit Superscalar Architecture based on Turing Complete ISA with 17 instructions & 2 fetch width.

Notifications You must be signed in to change notification settings

mohilp1998/superscalar_architecture

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

33 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

Superscalar Architecture

The Repo is a 16-bit microprocessor based on a superscalar architecture with fetch width of two Instructions and four different pipelines in VHDL. The architecture is based on a Turing Complete ISA with 17 Instructions and was successfully verified by simulation using Modelsim.

About

A 16-bit Superscalar Architecture based on Turing Complete ISA with 17 instructions & 2 fetch width.

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Contributors 3

  •  
  •  
  •  

Languages