Skip to content
View oddball's full-sized avatar

Highlights

  • Pro

Block or report oddball

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. ipxact2systemverilog ipxact2systemverilog Public

    Translates IPXACT XML to synthesizable VHDL or SystemVerilog

    Python 57 19

  2. embedPythonInVerilogExample embedPythonInVerilogExample Public

    embedPythonInVerilogExample

    Makefile 10 4

  3. genMem genMem Public

    Verilog 5 1

  4. autoDependMakefileExample autoDependMakefileExample Public

    autoDependMakefileExample

    C++ 3

  5. emacs_vhdl_project_example emacs_vhdl_project_example Public

    emacs_vhdl_project_example

    VHDL 1

  6. cfgEmacs cfgEmacs Public

    cfgEmacs

1,589 contributions in the last year

Contribution Graph
Day of Week February March April May June July August September October November December January February
Sunday
Monday
Tuesday
Wednesday
Thursday
Friday
Saturday
Less
No contributions.
Low contributions.
Medium-low contributions.
Medium-high contributions.
High contributions.
More

Activity overview

Contributed to CaptorAB/findatex-schemas, CaptorAB/openapi, CaptorAB/quantlib-wasm-demo and 13 other repositories
Loading A graph representing oddball's contributions from February 18, 2024 to February 21, 2025. The contributions are 75% commits, 10% issues, 8% pull requests, 7% code review.

Contribution activity

February 2025

Created 1 commit in 1 repository
110 contributions in private repositories Feb 2 – Feb 20
Loading

Seeing something unexpected? Take a look at the GitHub profile guide.