Skip to content

Pre-release v6.4.1-tywaves-SNAPSHOT

Pre-release
Pre-release
Compare
Choose a tag to compare
@rameloni rameloni released this 02 Jun 09:21
· 104 commits to tywaves-annotations since this release

What's Changed

  • Annotate ports, registers and wires with Chisel type information in firrtl
  • Annotate Chisel Memories
  • Annotate types with constructor parameters (name, type, value)

Full Changelog: v6.1.0-tywaves-SNAPSHOT...v6.4.1-tywaves-SNAPSHOT