Skip to content

Commit

Permalink
[Auto-gen] Update bfloat16 tests under ../auto-generated. (make git-c…
Browse files Browse the repository at this point in the history 
…ommit-autogen-bf16-test)
  • Loading branch information
@4vtomat @kito-cheng
4vtomat authored and kito-cheng committed Jun 11, 2024
1 parent 502a5a6 commit 216c66a
Show file tree
Hide file tree
Showing 248 changed files with 248 additions and 496 deletions.
3 changes: 1 addition & 2 deletions auto-generated/bfloat16/llvm-api-tests/vcreate.c
View file
Original file line number Diff line number Diff line change
@@ -1,6 +1,5 @@
// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
// RUN: -target-feature +experimental-zvfh \
// RUN: %clang_cc1 -triple riscv64 -target-feature +v \
// RUN: -target-feature +experimental-zvfbfmin \
// RUN: -target-feature +experimental-zvfbfwma -disable-O0-optnone \
// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \
Expand Down
3 changes: 1 addition & 2 deletions auto-generated/bfloat16/llvm-api-tests/vfncvtbf16.c
View file
Original file line number Diff line number Diff line change
@@ -1,6 +1,5 @@
// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
// RUN: -target-feature +experimental-zvfh \
// RUN: %clang_cc1 -triple riscv64 -target-feature +v \
// RUN: -target-feature +experimental-zvfbfmin \
// RUN: -target-feature +experimental-zvfbfwma -disable-O0-optnone \
// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \
Expand Down
3 changes: 1 addition & 2 deletions auto-generated/bfloat16/llvm-api-tests/vfwcvtbf16.c
View file
Original file line number Diff line number Diff line change
@@ -1,6 +1,5 @@
// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
// RUN: -target-feature +experimental-zvfh \
// RUN: %clang_cc1 -triple riscv64 -target-feature +v \
// RUN: -target-feature +experimental-zvfbfmin \
// RUN: -target-feature +experimental-zvfbfwma -disable-O0-optnone \
// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \
Expand Down
3 changes: 1 addition & 2 deletions auto-generated/bfloat16/llvm-api-tests/vfwmaccbf16.c
View file
Original file line number Diff line number Diff line change
@@ -1,6 +1,5 @@
// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
// RUN: -target-feature +experimental-zvfh \
// RUN: %clang_cc1 -triple riscv64 -target-feature +v \
// RUN: -target-feature +experimental-zvfbfmin \
// RUN: -target-feature +experimental-zvfbfwma -disable-O0-optnone \
// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \
Expand Down
3 changes: 1 addition & 2 deletions auto-generated/bfloat16/llvm-api-tests/vget.c
View file
Original file line number Diff line number Diff line change
@@ -1,6 +1,5 @@
// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
// RUN: -target-feature +experimental-zvfh \
// RUN: %clang_cc1 -triple riscv64 -target-feature +v \
// RUN: -target-feature +experimental-zvfbfmin \
// RUN: -target-feature +experimental-zvfbfwma -disable-O0-optnone \
// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \
Expand Down
3 changes: 1 addition & 2 deletions auto-generated/bfloat16/llvm-api-tests/vle16.c
View file
Original file line number Diff line number Diff line change
@@ -1,6 +1,5 @@
// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
// RUN: -target-feature +experimental-zvfh \
// RUN: %clang_cc1 -triple riscv64 -target-feature +v \
// RUN: -target-feature +experimental-zvfbfmin \
// RUN: -target-feature +experimental-zvfbfwma -disable-O0-optnone \
// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \
Expand Down
3 changes: 1 addition & 2 deletions auto-generated/bfloat16/llvm-api-tests/vle16ff.c
View file
Original file line number Diff line number Diff line change
@@ -1,6 +1,5 @@
// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
// RUN: -target-feature +experimental-zvfh \
// RUN: %clang_cc1 -triple riscv64 -target-feature +v \
// RUN: -target-feature +experimental-zvfbfmin \
// RUN: -target-feature +experimental-zvfbfwma -disable-O0-optnone \
// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \
Expand Down
3 changes: 1 addition & 2 deletions auto-generated/bfloat16/llvm-api-tests/vlmul_ext_v.c
View file
Original file line number Diff line number Diff line change
@@ -1,6 +1,5 @@
// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
// RUN: -target-feature +experimental-zvfh \
// RUN: %clang_cc1 -triple riscv64 -target-feature +v \
// RUN: -target-feature +experimental-zvfbfmin \
// RUN: -target-feature +experimental-zvfbfwma -disable-O0-optnone \
// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \
Expand Down
3 changes: 1 addition & 2 deletions auto-generated/bfloat16/llvm-api-tests/vlmul_trunc_v.c
View file
Original file line number Diff line number Diff line change
@@ -1,6 +1,5 @@
// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
// RUN: -target-feature +experimental-zvfh \
// RUN: %clang_cc1 -triple riscv64 -target-feature +v \
// RUN: -target-feature +experimental-zvfbfmin \
// RUN: -target-feature +experimental-zvfbfwma -disable-O0-optnone \
// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \
Expand Down
3 changes: 1 addition & 2 deletions auto-generated/bfloat16/llvm-api-tests/vloxei16.c
View file
Original file line number Diff line number Diff line change
@@ -1,6 +1,5 @@
// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
// RUN: -target-feature +experimental-zvfh \
// RUN: %clang_cc1 -triple riscv64 -target-feature +v \
// RUN: -target-feature +experimental-zvfbfmin \
// RUN: -target-feature +experimental-zvfbfwma -disable-O0-optnone \
// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \
Expand Down
3 changes: 1 addition & 2 deletions auto-generated/bfloat16/llvm-api-tests/vloxseg2ei16.c
View file
Original file line number Diff line number Diff line change
@@ -1,6 +1,5 @@
// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
// RUN: -target-feature +experimental-zvfh \
// RUN: %clang_cc1 -triple riscv64 -target-feature +v \
// RUN: -target-feature +experimental-zvfbfmin \
// RUN: -target-feature +experimental-zvfbfwma -disable-O0-optnone \
// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \
Expand Down
3 changes: 1 addition & 2 deletions auto-generated/bfloat16/llvm-api-tests/vloxseg3ei16.c
View file
Original file line number Diff line number Diff line change
@@ -1,6 +1,5 @@
// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
// RUN: -target-feature +experimental-zvfh \
// RUN: %clang_cc1 -triple riscv64 -target-feature +v \
// RUN: -target-feature +experimental-zvfbfmin \
// RUN: -target-feature +experimental-zvfbfwma -disable-O0-optnone \
// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \
Expand Down
3 changes: 1 addition & 2 deletions auto-generated/bfloat16/llvm-api-tests/vloxseg4ei16.c
View file
Original file line number Diff line number Diff line change
@@ -1,6 +1,5 @@
// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
// RUN: -target-feature +experimental-zvfh \
// RUN: %clang_cc1 -triple riscv64 -target-feature +v \
// RUN: -target-feature +experimental-zvfbfmin \
// RUN: -target-feature +experimental-zvfbfwma -disable-O0-optnone \
// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \
Expand Down
3 changes: 1 addition & 2 deletions auto-generated/bfloat16/llvm-api-tests/vloxseg5ei16.c
View file
Original file line number Diff line number Diff line change
@@ -1,6 +1,5 @@
// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
// RUN: -target-feature +experimental-zvfh \
// RUN: %clang_cc1 -triple riscv64 -target-feature +v \
// RUN: -target-feature +experimental-zvfbfmin \
// RUN: -target-feature +experimental-zvfbfwma -disable-O0-optnone \
// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \
Expand Down
3 changes: 1 addition & 2 deletions auto-generated/bfloat16/llvm-api-tests/vloxseg6ei16.c
View file
Original file line number Diff line number Diff line change
@@ -1,6 +1,5 @@
// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
// RUN: -target-feature +experimental-zvfh \
// RUN: %clang_cc1 -triple riscv64 -target-feature +v \
// RUN: -target-feature +experimental-zvfbfmin \
// RUN: -target-feature +experimental-zvfbfwma -disable-O0-optnone \
// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \
Expand Down
3 changes: 1 addition & 2 deletions auto-generated/bfloat16/llvm-api-tests/vloxseg7ei16.c
View file
Original file line number Diff line number Diff line change
@@ -1,6 +1,5 @@
// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
// RUN: -target-feature +experimental-zvfh \
// RUN: %clang_cc1 -triple riscv64 -target-feature +v \
// RUN: -target-feature +experimental-zvfbfmin \
// RUN: -target-feature +experimental-zvfbfwma -disable-O0-optnone \
// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \
Expand Down
3 changes: 1 addition & 2 deletions auto-generated/bfloat16/llvm-api-tests/vloxseg8ei16.c
View file
Original file line number Diff line number Diff line change
@@ -1,6 +1,5 @@
// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
// RUN: -target-feature +experimental-zvfh \
// RUN: %clang_cc1 -triple riscv64 -target-feature +v \
// RUN: -target-feature +experimental-zvfbfmin \
// RUN: -target-feature +experimental-zvfbfwma -disable-O0-optnone \
// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \
Expand Down
3 changes: 1 addition & 2 deletions auto-generated/bfloat16/llvm-api-tests/vlse16.c
View file
Original file line number Diff line number Diff line change
@@ -1,6 +1,5 @@
// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
// RUN: -target-feature +experimental-zvfh \
// RUN: %clang_cc1 -triple riscv64 -target-feature +v \
// RUN: -target-feature +experimental-zvfbfmin \
// RUN: -target-feature +experimental-zvfbfwma -disable-O0-optnone \
// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \
Expand Down
3 changes: 1 addition & 2 deletions auto-generated/bfloat16/llvm-api-tests/vlseg2e16.c
View file
Original file line number Diff line number Diff line change
@@ -1,6 +1,5 @@
// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
// RUN: -target-feature +experimental-zvfh \
// RUN: %clang_cc1 -triple riscv64 -target-feature +v \
// RUN: -target-feature +experimental-zvfbfmin \
// RUN: -target-feature +experimental-zvfbfwma -disable-O0-optnone \
// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \
Expand Down
3 changes: 1 addition & 2 deletions auto-generated/bfloat16/llvm-api-tests/vlseg2e16ff.c
View file
Original file line number Diff line number Diff line change
@@ -1,6 +1,5 @@
// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
// RUN: -target-feature +experimental-zvfh \
// RUN: %clang_cc1 -triple riscv64 -target-feature +v \
// RUN: -target-feature +experimental-zvfbfmin \
// RUN: -target-feature +experimental-zvfbfwma -disable-O0-optnone \
// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \
Expand Down
3 changes: 1 addition & 2 deletions auto-generated/bfloat16/llvm-api-tests/vlseg3e16.c
View file
Original file line number Diff line number Diff line change
@@ -1,6 +1,5 @@
// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
// RUN: -target-feature +experimental-zvfh \
// RUN: %clang_cc1 -triple riscv64 -target-feature +v \
// RUN: -target-feature +experimental-zvfbfmin \
// RUN: -target-feature +experimental-zvfbfwma -disable-O0-optnone \
// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \
Expand Down
3 changes: 1 addition & 2 deletions auto-generated/bfloat16/llvm-api-tests/vlseg3e16ff.c
View file
Original file line number Diff line number Diff line change
@@ -1,6 +1,5 @@
// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
// RUN: -target-feature +experimental-zvfh \
// RUN: %clang_cc1 -triple riscv64 -target-feature +v \
// RUN: -target-feature +experimental-zvfbfmin \
// RUN: -target-feature +experimental-zvfbfwma -disable-O0-optnone \
// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \
Expand Down
3 changes: 1 addition & 2 deletions auto-generated/bfloat16/llvm-api-tests/vlseg4e16.c
View file
Original file line number Diff line number Diff line change
@@ -1,6 +1,5 @@
// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
// RUN: -target-feature +experimental-zvfh \
// RUN: %clang_cc1 -triple riscv64 -target-feature +v \
// RUN: -target-feature +experimental-zvfbfmin \
// RUN: -target-feature +experimental-zvfbfwma -disable-O0-optnone \
// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \
Expand Down
3 changes: 1 addition & 2 deletions auto-generated/bfloat16/llvm-api-tests/vlseg4e16ff.c
View file
Original file line number Diff line number Diff line change
@@ -1,6 +1,5 @@
// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
// RUN: -target-feature +experimental-zvfh \
// RUN: %clang_cc1 -triple riscv64 -target-feature +v \
// RUN: -target-feature +experimental-zvfbfmin \
// RUN: -target-feature +experimental-zvfbfwma -disable-O0-optnone \
// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \
Expand Down
3 changes: 1 addition & 2 deletions auto-generated/bfloat16/llvm-api-tests/vlseg5e16.c
View file
Original file line number Diff line number Diff line change
@@ -1,6 +1,5 @@
// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
// RUN: -target-feature +experimental-zvfh \
// RUN: %clang_cc1 -triple riscv64 -target-feature +v \
// RUN: -target-feature +experimental-zvfbfmin \
// RUN: -target-feature +experimental-zvfbfwma -disable-O0-optnone \
// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \
Expand Down
3 changes: 1 addition & 2 deletions auto-generated/bfloat16/llvm-api-tests/vlseg5e16ff.c
View file
Original file line number Diff line number Diff line change
@@ -1,6 +1,5 @@
// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
// RUN: -target-feature +experimental-zvfh \
// RUN: %clang_cc1 -triple riscv64 -target-feature +v \
// RUN: -target-feature +experimental-zvfbfmin \
// RUN: -target-feature +experimental-zvfbfwma -disable-O0-optnone \
// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \
Expand Down
3 changes: 1 addition & 2 deletions auto-generated/bfloat16/llvm-api-tests/vlseg6e16.c
View file
Original file line number Diff line number Diff line change
@@ -1,6 +1,5 @@
// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
// RUN: -target-feature +experimental-zvfh \
// RUN: %clang_cc1 -triple riscv64 -target-feature +v \
// RUN: -target-feature +experimental-zvfbfmin \
// RUN: -target-feature +experimental-zvfbfwma -disable-O0-optnone \
// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \
Expand Down
3 changes: 1 addition & 2 deletions auto-generated/bfloat16/llvm-api-tests/vlseg6e16ff.c
View file
Original file line number Diff line number Diff line change
@@ -1,6 +1,5 @@
// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
// RUN: -target-feature +experimental-zvfh \
// RUN: %clang_cc1 -triple riscv64 -target-feature +v \
// RUN: -target-feature +experimental-zvfbfmin \
// RUN: -target-feature +experimental-zvfbfwma -disable-O0-optnone \
// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \
Expand Down
3 changes: 1 addition & 2 deletions auto-generated/bfloat16/llvm-api-tests/vlseg7e16.c
View file
Original file line number Diff line number Diff line change
@@ -1,6 +1,5 @@
// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
// RUN: -target-feature +experimental-zvfh \
// RUN: %clang_cc1 -triple riscv64 -target-feature +v \
// RUN: -target-feature +experimental-zvfbfmin \
// RUN: -target-feature +experimental-zvfbfwma -disable-O0-optnone \
// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \
Expand Down
3 changes: 1 addition & 2 deletions auto-generated/bfloat16/llvm-api-tests/vlseg7e16ff.c
View file
Original file line number Diff line number Diff line change
@@ -1,6 +1,5 @@
// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
// RUN: -target-feature +experimental-zvfh \
// RUN: %clang_cc1 -triple riscv64 -target-feature +v \
// RUN: -target-feature +experimental-zvfbfmin \
// RUN: -target-feature +experimental-zvfbfwma -disable-O0-optnone \
// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \
Expand Down
3 changes: 1 addition & 2 deletions auto-generated/bfloat16/llvm-api-tests/vlseg8e16.c
View file
Original file line number Diff line number Diff line change
@@ -1,6 +1,5 @@
// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
// RUN: -target-feature +experimental-zvfh \
// RUN: %clang_cc1 -triple riscv64 -target-feature +v \
// RUN: -target-feature +experimental-zvfbfmin \
// RUN: -target-feature +experimental-zvfbfwma -disable-O0-optnone \
// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \
Expand Down
3 changes: 1 addition & 2 deletions auto-generated/bfloat16/llvm-api-tests/vlseg8e16ff.c
View file
Original file line number Diff line number Diff line change
@@ -1,6 +1,5 @@
// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
// RUN: -target-feature +experimental-zvfh \
// RUN: %clang_cc1 -triple riscv64 -target-feature +v \
// RUN: -target-feature +experimental-zvfbfmin \
// RUN: -target-feature +experimental-zvfbfwma -disable-O0-optnone \
// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \
Expand Down
3 changes: 1 addition & 2 deletions auto-generated/bfloat16/llvm-api-tests/vlsseg2e16.c
View file
Original file line number Diff line number Diff line change
@@ -1,6 +1,5 @@
// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
// RUN: -target-feature +experimental-zvfh \
// RUN: %clang_cc1 -triple riscv64 -target-feature +v \
// RUN: -target-feature +experimental-zvfbfmin \
// RUN: -target-feature +experimental-zvfbfwma -disable-O0-optnone \
// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \
Expand Down
3 changes: 1 addition & 2 deletions auto-generated/bfloat16/llvm-api-tests/vlsseg3e16.c
View file
Original file line number Diff line number Diff line change
@@ -1,6 +1,5 @@
// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
// RUN: -target-feature +experimental-zvfh \
// RUN: %clang_cc1 -triple riscv64 -target-feature +v \
// RUN: -target-feature +experimental-zvfbfmin \
// RUN: -target-feature +experimental-zvfbfwma -disable-O0-optnone \
// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \
Expand Down
3 changes: 1 addition & 2 deletions auto-generated/bfloat16/llvm-api-tests/vlsseg4e16.c
View file
Original file line number Diff line number Diff line change
@@ -1,6 +1,5 @@
// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
// RUN: -target-feature +experimental-zvfh \
// RUN: %clang_cc1 -triple riscv64 -target-feature +v \
// RUN: -target-feature +experimental-zvfbfmin \
// RUN: -target-feature +experimental-zvfbfwma -disable-O0-optnone \
// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \
Expand Down
3 changes: 1 addition & 2 deletions auto-generated/bfloat16/llvm-api-tests/vlsseg5e16.c
View file
Original file line number Diff line number Diff line change
@@ -1,6 +1,5 @@
// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
// RUN: -target-feature +experimental-zvfh \
// RUN: %clang_cc1 -triple riscv64 -target-feature +v \
// RUN: -target-feature +experimental-zvfbfmin \
// RUN: -target-feature +experimental-zvfbfwma -disable-O0-optnone \
// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \
Expand Down
3 changes: 1 addition & 2 deletions auto-generated/bfloat16/llvm-api-tests/vlsseg6e16.c
View file
Original file line number Diff line number Diff line change
@@ -1,6 +1,5 @@
// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
// RUN: -target-feature +experimental-zvfh \
// RUN: %clang_cc1 -triple riscv64 -target-feature +v \
// RUN: -target-feature +experimental-zvfbfmin \
// RUN: -target-feature +experimental-zvfbfwma -disable-O0-optnone \
// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \
Expand Down
3 changes: 1 addition & 2 deletions auto-generated/bfloat16/llvm-api-tests/vlsseg7e16.c
View file
Original file line number Diff line number Diff line change
@@ -1,6 +1,5 @@
// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
// RUN: -target-feature +experimental-zvfh \
// RUN: %clang_cc1 -triple riscv64 -target-feature +v \
// RUN: -target-feature +experimental-zvfbfmin \
// RUN: -target-feature +experimental-zvfbfwma -disable-O0-optnone \
// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \
Expand Down
3 changes: 1 addition & 2 deletions auto-generated/bfloat16/llvm-api-tests/vlsseg8e16.c
View file
Original file line number Diff line number Diff line change
@@ -1,6 +1,5 @@
// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
// RUN: -target-feature +experimental-zvfh \
// RUN: %clang_cc1 -triple riscv64 -target-feature +v \
// RUN: -target-feature +experimental-zvfbfmin \
// RUN: -target-feature +experimental-zvfbfwma -disable-O0-optnone \
// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \
Expand Down
3 changes: 1 addition & 2 deletions auto-generated/bfloat16/llvm-api-tests/vluxei16.c
View file
Original file line number Diff line number Diff line change
@@ -1,6 +1,5 @@
// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
// RUN: -target-feature +experimental-zvfh \
// RUN: %clang_cc1 -triple riscv64 -target-feature +v \
// RUN: -target-feature +experimental-zvfbfmin \
// RUN: -target-feature +experimental-zvfbfwma -disable-O0-optnone \
// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \
Expand Down
3 changes: 1 addition & 2 deletions auto-generated/bfloat16/llvm-api-tests/vluxseg2ei16.c
View file
Original file line number Diff line number Diff line change
@@ -1,6 +1,5 @@
// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
// RUN: -target-feature +experimental-zvfh \
// RUN: %clang_cc1 -triple riscv64 -target-feature +v \
// RUN: -target-feature +experimental-zvfbfmin \
// RUN: -target-feature +experimental-zvfbfwma -disable-O0-optnone \
// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \
Expand Down
3 changes: 1 addition & 2 deletions auto-generated/bfloat16/llvm-api-tests/vluxseg3ei16.c
View file
Original file line number Diff line number Diff line change
@@ -1,6 +1,5 @@
// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
// RUN: -target-feature +experimental-zvfh \
// RUN: %clang_cc1 -triple riscv64 -target-feature +v \
// RUN: -target-feature +experimental-zvfbfmin \
// RUN: -target-feature +experimental-zvfbfwma -disable-O0-optnone \
// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \
Expand Down
3 changes: 1 addition & 2 deletions auto-generated/bfloat16/llvm-api-tests/vluxseg4ei16.c
View file
Original file line number Diff line number Diff line change
@@ -1,6 +1,5 @@
// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
// RUN: -target-feature +experimental-zvfh \
// RUN: %clang_cc1 -triple riscv64 -target-feature +v \
// RUN: -target-feature +experimental-zvfbfmin \
// RUN: -target-feature +experimental-zvfbfwma -disable-O0-optnone \
// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \
Expand Down
3 changes: 1 addition & 2 deletions auto-generated/bfloat16/llvm-api-tests/vluxseg5ei16.c
View file
Original file line number Diff line number Diff line change
@@ -1,6 +1,5 @@
// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
// RUN: -target-feature +experimental-zvfh \
// RUN: %clang_cc1 -triple riscv64 -target-feature +v \
// RUN: -target-feature +experimental-zvfbfmin \
// RUN: -target-feature +experimental-zvfbfwma -disable-O0-optnone \
// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \
Expand Down
3 changes: 1 addition & 2 deletions auto-generated/bfloat16/llvm-api-tests/vluxseg6ei16.c
View file
Original file line number Diff line number Diff line change
@@ -1,6 +1,5 @@
// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
// RUN: -target-feature +experimental-zvfh \
// RUN: %clang_cc1 -triple riscv64 -target-feature +v \
// RUN: -target-feature +experimental-zvfbfmin \
// RUN: -target-feature +experimental-zvfbfwma -disable-O0-optnone \
// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \
Expand Down
3 changes: 1 addition & 2 deletions auto-generated/bfloat16/llvm-api-tests/vluxseg7ei16.c
View file
Original file line number Diff line number Diff line change
@@ -1,6 +1,5 @@
// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
// RUN: -target-feature +experimental-zvfh \
// RUN: %clang_cc1 -triple riscv64 -target-feature +v \
// RUN: -target-feature +experimental-zvfbfmin \
// RUN: -target-feature +experimental-zvfbfwma -disable-O0-optnone \
// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \
Expand Down
3 changes: 1 addition & 2 deletions auto-generated/bfloat16/llvm-api-tests/vluxseg8ei16.c
View file
Original file line number Diff line number Diff line change
@@ -1,6 +1,5 @@
// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
// RUN: -target-feature +experimental-zvfh \
// RUN: %clang_cc1 -triple riscv64 -target-feature +v \
// RUN: -target-feature +experimental-zvfbfmin \
// RUN: -target-feature +experimental-zvfbfwma -disable-O0-optnone \
// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \
Expand Down
3 changes: 1 addition & 2 deletions auto-generated/bfloat16/llvm-api-tests/vreinterpret.c
View file
Original file line number Diff line number Diff line change
@@ -1,6 +1,5 @@
// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
// RUN: -target-feature +experimental-zvfh \
// RUN: %clang_cc1 -triple riscv64 -target-feature +v \
// RUN: -target-feature +experimental-zvfbfmin \
// RUN: -target-feature +experimental-zvfbfwma -disable-O0-optnone \
// RUN: -emit-llvm %s -o - | opt -S -passes=mem2reg | \
Expand Down
Loading

0 comments on commit 216c66a

Please sign in to comment.