FPGA_RAM_ARD_DUE Final master project at the University of Málaga Author: Manuel Jiménez Martínez LinkedIn: LinkedIn Profile