-
Notifications
You must be signed in to change notification settings - Fork 0
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
i.MX93 uSDHC #252
i.MX93 uSDHC #252
Conversation
/* Save the source buffer information for use by the interrupt handler */ | ||
|
||
#if !defined(CONFIG_ARM64_DCACHE_DISABLE) | ||
priv->unaligned_rx = false; |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
This looks odd, why set the unaligned_rx here in sendsetup?
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
actually this is needed here.. clears the flag before a new transfer.
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Nope, this is dmasendsetup. The flag is correctly initialized in dmarecvsetup. This flag has nothing to do with dma sending.
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
If I remove the flag DMA transfers fail :)
Signed-off-by: Jani Paalijarvi <[email protected]>
Fix a bug which causes that 1-bit mode is always selected. This happens even if the driver sets SDIO_CAPS_4BIT capability in case of the card and the host support 1- and 4-bit wide bus. Signed-off-by: Jani Paalijarvi <[email protected]>
Did some code cleanup.. |
Closing this. We will take these and couple of other changes from the upstream. |
Summary
Impact
Testing