net: use netdev package #3704
+90
−2,690
Merged
net: use netdev package #3704
TinyHCI / tinyhci: stm32f4disco-1
succeeded
Dec 6, 2023 in 35m 52s
Hardware CI passed
Hardware CI tests have passed.
Details
Flash
go: downloading tinygo.org/x/drivers v0.25.0
code data bss | flash ram
10252 1832 4312 | 12084 6144
Open On-Chip Debugger 0.12.0
Licensed under GNU GPL v2
For bug reports, read
http://openocd.org/doc/doxygen/bugs.html
WARNING: interface/stlink-v2-1.cfg is deprecated, please switch to interface/stlink.cfg
Info : auto-selecting first available session transport "hla_swd". To override use 'transport select <transport>'.
Info : The selected transport took over low-level target control. The results might differ compared to plain JTAG/SWD
Info : clock speed 2000 kHz
Info : STLINK V2J25M14 (API v2) VID:PID 0483:374B
Info : Target voltage: 2.876336
Info : [stm32f4x.cpu] Cortex-M4 r0p1 processor detected
Info : [stm32f4x.cpu] target has 6 breakpoints, 4 watchpoints
Info : starting gdb server for stm32f4x.cpu on 3333
Info : Listening on port 3333 for gdb connections
Info : Unable to match requested speed 2000 kHz, using 1800 kHz
Info : Unable to match requested speed 2000 kHz, using 1800 kHz
[stm32f4x.cpu] halted due to debug-request, current mode: Thread
xPSR: 0x01000000 pc: 0x08001918 msp: 0x20001000
Info : Unable to match requested speed 8000 kHz, using 4000 kHz
Info : Unable to match requested speed 8000 kHz, using 4000 kHz
** Programming Started **
Info : device id = 0x10076413
Info : flash size = 1024 KiB
** Programming Finished **
** Resetting Target **
Info : Unable to match requested speed 2000 kHz, using 1800 kHz
Info : Unable to match requested speed 2000 kHz, using 1800 kHz
shutdown command invoked
Tests
no serial data from device yet. begin running tests anyhow...
- digitalReadVoltage = pass
- digitalReadGround = pass
- digitalWriteOn = pass
- digitalWriteOff = pass
- analogReadVoltage = pass
- analogReadGround = pass
- analogReadHalfVoltage = pass
- i2cConnection = pass
- spiTx = pass
- spiRx = pass
Tests complete.
Loading