Skip to content

Actions: trezor/trezor-firmware

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
26,302 workflow runs
26,302 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

[Bot] sync to trezor-common repository [Bot] sync to trezor-common repository #109: Scheduled
November 28, 2024 00:03 24s main
main
November 28, 2024 00:03 24s
Common Common #3561: Scheduled
November 27, 2024 23:22 12m 13s main
main
November 27, 2024 23:22 12m 13s
Hardware tests Hardware tests #320: Scheduled
November 27, 2024 23:21 Queued main
main
November 27, 2024 23:21 Queued
Core Core #4082: Scheduled
November 27, 2024 23:19 9m 36s main
main
November 27, 2024 23:19 9m 36s
Prebuild checks Prebuild checks #7780: Scheduled
November 27, 2024 23:19 4m 23s main
main
November 27, 2024 23:19 4m 23s
Legacy Legacy #3590: Scheduled
November 27, 2024 22:39 14m 50s main
main
November 27, 2024 22:39 14m 50s
sreamline U5 RAM layout Legacy #3589: Pull request #4395 synchronize by TychoVrahe
November 27, 2024 22:06 13m 56s tychovrahe/sram/layout
tychovrahe/sram/layout
November 27, 2024 22:06 13m 56s
sreamline U5 RAM layout ClusterFuzzLite PR fuzzing #4194: Pull request #4395 synchronize by TychoVrahe
November 27, 2024 22:06 40m 5s tychovrahe/sram/layout
tychovrahe/sram/layout
November 27, 2024 22:06 40m 5s
sreamline U5 RAM layout Common #3560: Pull request #4395 synchronize by TychoVrahe
November 27, 2024 22:06 12m 18s tychovrahe/sram/layout
tychovrahe/sram/layout
November 27, 2024 22:06 12m 18s
sreamline U5 RAM layout Core #4081: Pull request #4395 synchronize by TychoVrahe
November 27, 2024 22:06 10m 13s tychovrahe/sram/layout
tychovrahe/sram/layout
November 27, 2024 22:06 10m 13s
sreamline U5 RAM layout [Bot] add to GitHub project #7711: Pull request #4395 synchronize by TychoVrahe
November 27, 2024 22:06 9s tychovrahe/sram/layout
tychovrahe/sram/layout
November 27, 2024 22:06 9s
sreamline U5 RAM layout Prebuild checks #7779: Pull request #4395 synchronize by TychoVrahe
November 27, 2024 22:06 4m 38s tychovrahe/sram/layout
tychovrahe/sram/layout
November 27, 2024 22:06 4m 38s
sreamline U5 RAM layout Prebuild checks #7778: Pull request #4395 synchronize by TychoVrahe
November 27, 2024 22:04 2m 10s tychovrahe/sram/layout
tychovrahe/sram/layout
November 27, 2024 22:04 2m 10s
sreamline U5 RAM layout [Bot] add to GitHub project #7710: Pull request #4395 synchronize by TychoVrahe
November 27, 2024 22:04 9s tychovrahe/sram/layout
tychovrahe/sram/layout
November 27, 2024 22:04 9s
sreamline U5 RAM layout Common #3559: Pull request #4395 synchronize by TychoVrahe
November 27, 2024 22:04 2m 10s tychovrahe/sram/layout
tychovrahe/sram/layout
November 27, 2024 22:04 2m 10s
sreamline U5 RAM layout Core #4080: Pull request #4395 synchronize by TychoVrahe
November 27, 2024 22:04 2m 21s tychovrahe/sram/layout
tychovrahe/sram/layout
November 27, 2024 22:04 2m 21s
sreamline U5 RAM layout Legacy #3588: Pull request #4395 synchronize by TychoVrahe
November 27, 2024 22:04 2m 17s tychovrahe/sram/layout
tychovrahe/sram/layout
November 27, 2024 22:04 2m 17s
sreamline U5 RAM layout ClusterFuzzLite PR fuzzing #4193: Pull request #4395 synchronize by TychoVrahe
November 27, 2024 22:04 1m 56s tychovrahe/sram/layout
tychovrahe/sram/layout
November 27, 2024 22:04 1m 56s
sreamline U5 RAM layout ClusterFuzzLite PR fuzzing #4192: Pull request #4395 synchronize by TychoVrahe
November 27, 2024 22:00 3m 27s tychovrahe/sram/layout
tychovrahe/sram/layout
November 27, 2024 22:00 3m 27s
sreamline U5 RAM layout Legacy #3587: Pull request #4395 synchronize by TychoVrahe
November 27, 2024 22:00 3m 41s tychovrahe/sram/layout
tychovrahe/sram/layout
November 27, 2024 22:00 3m 41s
sreamline U5 RAM layout [Bot] add to GitHub project #7709: Pull request #4395 synchronize by TychoVrahe
November 27, 2024 22:00 12s tychovrahe/sram/layout
tychovrahe/sram/layout
November 27, 2024 22:00 12s
sreamline U5 RAM layout Common #3558: Pull request #4395 synchronize by TychoVrahe
November 27, 2024 22:00 3m 42s tychovrahe/sram/layout
tychovrahe/sram/layout
November 27, 2024 22:00 3m 42s
sreamline U5 RAM layout Prebuild checks #7777: Pull request #4395 synchronize by TychoVrahe
November 27, 2024 22:00 3m 42s tychovrahe/sram/layout
tychovrahe/sram/layout
November 27, 2024 22:00 3m 42s
sreamline U5 RAM layout Core #4079: Pull request #4395 synchronize by TychoVrahe
November 27, 2024 22:00 4m 4s tychovrahe/sram/layout
tychovrahe/sram/layout
November 27, 2024 22:00 4m 4s
sreamline U5 RAM layout Common #3557: Pull request #4395 synchronize by TychoVrahe
November 27, 2024 21:59 1m 27s tychovrahe/sram/layout
tychovrahe/sram/layout
November 27, 2024 21:59 1m 27s