Add Dedicated Classes for IEEE 754 and Recoded Format Conversion #82
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Hello,
I'm currently utilizing SystemVerilog modules generated by Hardfloat in a project and encountered a requirement for Verilog modules that facilitate conversion between the standard IEEE 754 format and Hardfloat's custom "recoded" format.
Proposed Change:
To address this, I propose the instantiation of dedicated classes specifically for this conversion process. This approach aims to produce distinct Verilog modules, ensuring a more streamlined and manageable integration within projects requiring such format conversions.
Benefits:
I believe this enhancement will significantly benefit others in the community who might be facing similar challenges. I'm eager to hear your thoughts on this suggestion and am open to further discussion or modifications based on feedback.
Thank you for considering my proposal.