Skip to content

Commit

Permalink
hot-fix silu error import (intel-analytics#10292)
Browse files Browse the repository at this point in the history
  • Loading branch information
sgwhat authored Mar 1, 2024
1 parent 4df6dd8 commit a1cebf3
Showing 1 changed file with 1 addition and 1 deletion.
2 changes: 1 addition & 1 deletion python/llm/src/bigdl/llm/transformers/models/yuan.py
Original file line number Diff line number Diff line change
Expand Up @@ -34,7 +34,7 @@
from bigdl.llm.transformers.models.utils import init_kv_cache, extend_kv_cache, append_kv_cache
from bigdl.llm.transformers.models.utils import init_fp8_kv_cache, append_fp8_kv_cache, \
restore_fp8_kv_cache, use_quantize_kv_cache
from bigdl.llm.transformers.models.utils import is_enough_kv_cache_room_4_31. SILU
from bigdl.llm.transformers.models.utils import is_enough_kv_cache_room_4_31, SILU
from bigdl.llm.transformers.low_bit_linear import SYM_INT4, FP8E5

KV_CACHE_ALLOC_BLOCK_LENGTH = 256
Expand Down

0 comments on commit a1cebf3

Please sign in to comment.