modified .gitignore to ignore db dir generated from fpga emulation #1010
lint.yml
on: push
Verilog Compilation and Style
28s
Python Style
10s
Annotations
11 errors