-
Notifications
You must be signed in to change notification settings - Fork 3
Issues: cornell-c2s2/c2s2_ip
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Author
Label
Projects
Milestones
Assignee
Sort
Issues list
Building ASIC Flow into repository
I: Macros/Tools
Internal: relating to macros and internal tools for the c2s2_ip
#61
opened Oct 9, 2023 by
UnsignedByte
Verilator checks should output github actions format
I: Macros/Tools
Internal: relating to macros and internal tools for the c2s2_ip
#47
opened Sep 24, 2023 by
UnsignedByte
Formalize Port/Parameter Names for Val/Rdy, Width, etc.
documentation
Improvements or additions to documentation
S: Discussion Needed
Status: Topic needs urgent discussion
#40
opened Sep 23, 2023 by
UnsignedByte
Configuration Register / Wishbone Bus
I: Block
Internal: Represents a verilog block for the IP
I: Verification
Internal: Relating to testing/verification for a block.
#32
opened Sep 17, 2023 by
jjm469
Generating SRAMs
I: Block
Internal: Represents a verilog block for the IP
S: Needs Thinking
Status: A change that needs thinking before it can become actionable.
#31
opened Sep 16, 2023 by
gabizon103
Fixed Point Internal: Represents a verilog block for the IP
Sqrt
block
I: Block
#29
opened Sep 11, 2023 by
UnsignedByte
Floating Point Arithmetic Blocks
I: Block
Internal: Represents a verilog block for the IP
#28
opened Sep 10, 2023 by
jjm469
Distance Accelerator
I: Block
Internal: Represents a verilog block for the IP
#27
opened Sep 10, 2023 by
jjm469
Digital to Analog Converter (DAC)
S: Needs Thinking
Status: A change that needs thinking before it can become actionable.
#26
opened Sep 10, 2023 by
jjm469
Phase Locked Loop (PLL)
I: Block
Internal: Represents a verilog block for the IP
#25
opened Sep 10, 2023 by
jjm469
Direct Digital Synthesizer Using Verilog
I: Block
Internal: Represents a verilog block for the IP
#23
opened Sep 10, 2023 by
sts200
FFT rewrite for area optimization
I: Block
Internal: Represents a verilog block for the IP
S: Needs Thinking
Status: A change that needs thinking before it can become actionable.
#19
opened Sep 9, 2023 by
UnsignedByte
Check Digital Tutorial
documentation
Improvements or additions to documentation
#17
opened Sep 8, 2023 by
jjm469
Boolean Board tinkering
documentation
Improvements or additions to documentation
I: Hardware
Internal: IRL Hardware tinkering/testing, minimally related to the github.
#16
opened Sep 4, 2023 by
UnsignedByte
Macro to automatically generate harness for pymtl
I: Macros/Tools
Internal: relating to macros and internal tools for the c2s2_ip
I: Verification
Internal: Relating to testing/verification for a block.
S: Needs Thinking
Status: A change that needs thinking before it can become actionable.
#13
opened Sep 4, 2023 by
UnsignedByte
Tool additions to the new IP
tracker
Tracks some larger set of changes.
#6
opened Sep 2, 2023 by
UnsignedByte
14 of 17 tasks
ProTip!
Adding no:label will show everything without a label.